Lead DDR Validation Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_

Lead DDR Validation Engineer 

THE ROLE:  

We are looking for a dynamic, energetic Lead DDR Validation Engineer to join our growing team. As a key contributor to the success of AMD’s product, you will be part of a leading team to drive and improve AMD’s abilities to deliver the highest quality, industry leading technologies to market. The Systems Design Engineering team fosters and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.  

THE PERSON:  

As a Leader in DDR Validation, you will drive balanced, scalable, and automated solutions. In this high visibility position, your software systems engineering expertise will be necessary towards product development, definition, and root cause resolution.  

KEY RESPONSIBILITIES:  

• Driving technical innovation to improve AMD’s capabilities across validation, including tool and script development, technical and procedural methodology enhancement, and various internal and cross-functional technical initiatives 
• Debugging issues found during the process, bring-up, validation, and production phases of SOC programs 
• Working with multiple teams, and tracking test execution to make sure all features are validated and optimized on time 
• Working closely with supporting technical teams 
• Engaging in other software/hardware modeling frameworks 

• Leading collaborative approach with multiple teams 

PREFERRED EXPERIENCE:  

• Programming/scripting skills (e.g. C/C , Perl, Ruby, Python). 
• Debug techniques and methodologies   

• Extensive experience with common lab equipment, including protocol/logic analyzers, oscilloscopes, etc.  
• Extensive experience with board/platform-level debug, including delivery, sequencing, analysis, and optimization 
• Extensive knowledge of system architecture, technical debug, and validation strategy 
• Strong analytical/problem-solving skills and pronounced attention to details 
• Must be a self-starter, and able to independently drive tasks to completion 

ACADEMIC CREDENTIALS:  

• Bachelors or Masters degree in electrical or computer engineering 

LOCATION:

Austin, TX

#LI-LM1

#LI-HYBRID

At AMD, your base pay is one part of your total rewards package.  Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position. You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD’s Employee Stock Purchase Plan. You’ll also be eligible for competitive benefits described in more detail here.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.