Demo

Senior Principal Engineer, HBM (High Bandwidth Memory) Verification

Ampere Computing
Santa Clara, CA Full Time
POSTED ON 1/15/2025
AVAILABLE BEFORE 4/11/2025

DescriptionInvent the future with us.   Recognized by Fast Company’s 2023 100 Best Workplaces for Innovators List, Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient, sustainable cloud computing.  Join our Aurora team, building a groundbreaking AI compute solution. Aurora combines high-performance general-purpose CPUs with integrated AI capabilities, offering a compelling combination of efficiency and market reach. This revolutionary product handles AI training, AI inference, web server workloads, and database operations all in one platform. Aurora is poised to deliver superior performance while consuming significantly less power. Join us at Ampere and work alongside a passionate and growing team — we’d love to have you apply!About the role :    As a Senior Principal Engineer, HBM Verification, you will be a key member of the design verification team at Ampere to deliver high quality next generation cloud-native server class SoCs.  In this role, you will be responsible for developing and executing test plans to ensure the highest quality of our HBM designs. You will work closely with design, architecture, and software teams to deliver industry-leading products.What you’ll achieve :  Develop and Execute Verification Plans : Create comprehensive verification plans for HBM interfaces and subsystems using advanced methodologies. Create Testbenches and Test Cases : Develop testbenches, test cases, and verification environments using UVM methodology. Simulation-Based Verification : Perform simulation-based verification and debug failures by analyzing RTL designs. Collaborate with Cross-Functional Teams : Work closely with design and architecture teams to define microarchitectural features and develop RTL of hardware designs. Optimize Designs : Optimize designs for power, performance, area, and timing goals.  Use scripting languages like Python, Perl, or TCL for automation in verification processes. Ensure JEDEC standards compliance and verify the physical layer (PHY) and controller interfaces in HBM architectures. About you :    Minimum of 10 years of overall DDR Controller / PHY / RDIMM / MRDIMM verification experience with at least 2 years dedicated to HBM verification. 2 years of interconnect verification experience (eg. CHI) and / or MCU verification experience at full chip / SOC.Strong proficiency in System Verilog and scripting languages such as Python, Perl, Tcl. Extensive experience with UVM verification methodologies, and developing testbenches from scratch.Understanding of memory management concepts, especially related to HBM. Proficiency in developing and measuring functional coverage metrics. Solid understanding of HBM architecture, DFI, interposer, signaling protocols, and JEDEC standards. Knowledge of HBM PHY including equalization, clocking, and data recovery. Strong problem-solving skills. Able to communicate and collaborate effectively with cross-functional teams.  A continuous learning mindset to stay up-to-date with emerging HBM technologies and industry trends. BS or MS in Electrical Engineering, Computer Engineering, or related field.  What we’ll offer :    At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, bonus, equity, and comprehensive benefits. The full base pay range for this role is between $171,800 and $286,300. We offer an annual bonus program tied to internal company goals and annual meritocratic equity awards that enable our employees to participate in the success of the company.   Our benefits include health, wellness, and financial programs that support employees through every stage of life, with full benefits eligibility at 20 hours per week. Benefits highlights include : Premium medical, dental, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future.Unlimited Flextime and 10 paid holidays so that you can embrace a healthy work-life balance.A variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day.And there is much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more.  We are passionate about inventing industry leading cloud-native designs that contribute to a more sustainable future. We are excited to share more about our career opportunities with you through the interview process. #LI-GW1#LI-Hybrid    Ampere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and / or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law.

Salary : $171,800 - $286,300

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Senior Principal Engineer, HBM (High Bandwidth Memory) Verification?

Sign up to receive alerts about other jobs on the Senior Principal Engineer, HBM (High Bandwidth Memory) Verification career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$85,996 - $102,718
Income Estimation: 
$111,859 - $131,446
Income Estimation: 
$110,457 - $133,106
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$122,763 - $145,698
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$136,611 - $163,397
Income Estimation: 
$135,163 - $163,519
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$150,859 - $181,127
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$169,825 - $204,021
Income Estimation: 
$166,631 - $195,636
Income Estimation: 
$162,237 - $199,353
Income Estimation: 
$181,083 - $218,117
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$171,024 - $193,943
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Not the job you're looking for? Here are some other Senior Principal Engineer, HBM (High Bandwidth Memory) Verification jobs in the Santa Clara, CA area that may be a better fit.

HBM/DDR/SERDES DFT Verification Lead Engineer

8413 LSI Corporation, San Jose, CA

AI Assistant is available now!

Feel free to start your new journey!