Demo

Sr/Staff/Principal EE Hardware Design Engineer

ArrayLabs, LLC
Stanford, CA Full Time
POSTED ON 2/28/2025
AVAILABLE BEFORE 5/25/2025

Array Labs is building a constellation of satellites to create the first accurate 3D map of the world. Our formation flying radar satellites offer a revolutionary new approach to Earth observation, delivering unique and unparalleled insights of our planet, and we need the help of an experienced hardware design engineer.

The hardware engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station electronics, which spans the range of radar, communications, power management and processing subsystems.

As a lead engineer, you will own the design of hardware solutions that will be integrated into satellites and cutting-edge ground infrastructure. You will work cross-functionally with our antenna, RF, communications and radar engineers to rapidly move from clean-sheet designs to full operational deployment in space.

In this role, you'll help shape the design of the world's first formation-flying radar imaging constellation, which will deliver a quantum-leap in humanity's ability to rapidly and comprehensively understand our ever-changing world.

Responsibilities :

  • Develop advanced electronic platforms, from architecture to manufacturing
  • Work closely with software, firmware, RF, antenna, digital, and mechanical design engineers to design and validate state-of-the-art spacecraft electronics
  • Create requirements, perform system trades, select components, capture schematics, design complex electronic assemblies and manage manufacturing
  • Lead prototyping, hardware bring-up, debug, manufacturing, and test campaigns.
  • Rapidly iterate on and improve electronic designs based on laboratory, environmental and on-orbit testing

Basic Qualifications :

  • B.S. in Electrical Engineering, or a related field.
  • Experience in electronics design, fabrication, and test
  • Excellent teamwork and communication skills
  • Learns new concepts rapidly, completely, and in a self-directed manner
  • High levels of self-motivation and personal accountability
  • Ability to work in a fast-paced environment under significant time constraints
  • Preferred Skills and Experience :

  • Bachelor's or Master's degree in electrical engineering, or a related field
  • 4 years of proven electrical engineering work experience with full-life cycle development (concept to production) of consumer electronics, power electronics, communications, automotive, aerospace, and / or robotics
  • Solid background in high-speed board design, simulation, and validation techniques including PCB stack-up, PCB fabrication, floorplanning, component selection, placement and routing, simulation and measurement
  • Solid background in electromagnetic theory and RF fundamentals such as s-parameters, transmission lines, and broadband impedance matching
  • Hands-on experience designing high-performance platforms including compute (SoCs, FPGAs, MCUs), storage (DDR, SSDs), high-speed interfaces (PCIe, SPI, JESD204B), RF components (PAs, LNAs, switches)
  • Proficiency with schematic capture and layout using CAD tools such as Altium Designer, Allegro, and ORCAD
  • Experience with EMC requirements and EMI mitigation techniques
  • Expertise in signal and power integrity simulation and measurement
  • Expertise in EM and thermal simulation of printed circuit boards
  • Experience with analysis and simulation tools such as LTSPICE, ADS and Microwave Office
  • Experience with data analysis and programming in MATLAB or python
  • Hands-on experience with test equipment such as oscilloscopes and network analyzers
  • ITAR Requirements :

  • To conform to U.S. Government space technology export regulations, including the International Traffic in Arms Regulations (ITAR) you must be a U.S. citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C. 1324b(a)(3), or eligible to obtain the required authorizations from the U.S. Department of State.
  • Equal Opportunity Employer

  • Array Labs is an Equal Opportunity Employer. Employment decisions are made on the basis of merit, competence, and job qualifications and will not be influenced in any manner by gender, color, race, ethnicity, national origin, sexual orientation, religion, age, gender identity, veteran status, disability status, marital status, mental or physical disability or any other legally protected status.
  • Interview Process

    We will conduct three interviews via Zoom; the typical process takes around 2-4 weeks to complete from start to finish.

    Hiring and Compensation Strategy

    Our hiring and compensation strategy is simple :

    1) find uncommonly good people

    2) pay them uncommonly well

    You can anticipate competitive pay, with high flexibility between salary and equity-based compensation.

    Why you should join Array Labs

    Array Labs is launching a constellation of satellites to create the first high-resolution, real-time, three-dimensional model of Earth. Our next-generation satellite technology will offer image quality 60x greater than traditional techniques, profoundly expanding humanity's ability to understand and respond to events on a global scale.

    In forging an affordable, accessible, accurate representation of Earth, our work has the potential to transform the face of dozens of fields, including autonomy, telecommunications, disaster relief, gaming, climate science, defense and construction.

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Sr/Staff/Principal EE Hardware Design Engineer?

    Sign up to receive alerts about other jobs on the Sr/Staff/Principal EE Hardware Design Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $93,348 - $109,523
    Income Estimation: 
    $112,230 - $133,397
    Income Estimation: 
    $133,507 - $160,824
    Income Estimation: 
    $188,927 - $229,849
    Income Estimation: 
    $163,041 - $197,583
    Income Estimation: 
    $171,178 - $212,692
    Income Estimation: 
    $188,211 - $213,397
    Income Estimation: 
    $77,212 - $88,935
    Income Estimation: 
    $101,213 - $124,848
    Income Estimation: 
    $90,267 - $107,792
    Income Estimation: 
    $90,926 - $113,495
    Income Estimation: 
    $102,148 - $116,687
    Income Estimation: 
    $90,267 - $107,792
    Income Estimation: 
    $125,799 - $152,617
    Income Estimation: 
    $110,220 - $132,692
    Income Estimation: 
    $111,195 - $140,107
    Income Estimation: 
    $126,558 - $144,904
    Income Estimation: 
    $110,220 - $132,692
    Income Estimation: 
    $151,084 - $181,738
    Income Estimation: 
    $133,507 - $160,824
    Income Estimation: 
    $136,663 - $175,160
    Income Estimation: 
    $157,953 - $182,694
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at ArrayLabs, LLC

    ArrayLabs, LLC
    Hired Organization Address San Jose, CA Full Time
    Wirestock empowers visual creators by providing a platform to easily monetize and license their content. As one of the l...
    ArrayLabs, LLC
    Hired Organization Address Stanford, CA Full Time
    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the ...

    Not the job you're looking for? Here are some other Sr/Staff/Principal EE Hardware Design Engineer jobs in the Stanford, CA area that may be a better fit.

    Principal Hardware Design Engineer - Palladium and Protium

    Cadence Design Systems, San Jose, CA

    Sr. Staff Hardware Design Engineer - GenAI

    USA Tech Recruit, San Jose, CA

    AI Assistant is available now!

    Feel free to start your new journey!