What are the responsibilities and job description for the Internship FPGA Design Verification Engineer position at ASML Germany GmbH?

Introduction

ASML US, including its affiliates and subsidiaries, bring together the most creative minds in science and technology to develop lithography machines that are key to producing faster, cheaper, more energy-efficient microchips. We design, develop, integrate, market, and service these advanced machines, which enable our customers - the world’s leading chipmakers - to reduce the size and increase the functionality of their microchips, which in turn leads to smaller, more powerful consumer electronics. Our headquarters are in Veldhoven, Netherlands, and we have 18 office locations around the United States including main offices in Chandler, Arizona, San Jose and San Diego, California, Wilton, Connecticut, and Hillsboro, Oregon.

As an FPGA Design Verification Intern, you will participate in a cross-functional and collaborative team to ensure functionality of the target FPGA design while developing portions of a robust verification environment for ASML’s EUV Source and global FPGA community.

Duties and Responsibilities

Collaborate with verification, design and test engineers to develop verification plans and UVM components for block to chip level simulation.
Perform requirement traceability via Test Performance Specification (TPS) and capturing results in Test Acceptance Report (TAR).
Other duties as assigned.

Education and Experience

Must be pursuing a degree in Electrical Engineering, Computer Science or similar discipline. Masters or PhD preferred.

Demonstrated experience in FPGA verification coursework and projects.

Proficient in System Verilog based UVM with knowledge of creating UVM agents and components (predictors, scoreboard, etc.) with / without templates.

Familiar with VHDL syntax and use for RTL design.

Preferred Experience :

Experience with Siemens UVMF and associated tooling environments (Questa Sim).

Familiar with Xilinx SoC and / or Altera FPGA Architectures.

Familiar with revision control systems and platforms such as Git and Gitbucket.

Skills

Ability to learn and apply new information and / or skills.

Demonstrated creative problem solving for complex issues.

Can read and interpret data, information, and documents.

Track record of completing assignments with attention to detail and a high degree of accuracy.

Proven ability to perform effectively in a demanding environment, within provided timelines, and with changing workloads.

Results driven; exhibits ownership and accountability.

Work independently or as part of a team and follow through on assignments with minimal supervision.

Strong professional communication which is clear and concise.

Ability to establish and maintain cooperative working relationships with co-workers.

Other Information

This position is located on-site in San Diego, California. It requires onsite presence to attend in-person work-related events, trainings, and meetings to further ensure teamwork, collaboration, and innovation.

Routinely required to sit; walk; talk; hear; use hands to keyboard, finger, handle, and feel; stoop, kneel, crouch, twist, reach, and stretch. Occasionally required to move around the campus.

Occasionally lift and / or move up to 20 pounds.

Specific vision abilities required by this job include close vision, color vision, peripheral vision, depth perception, and ability to adjust focus.

Must be willing to work in a clean room environment, wearing coveralls, hoods, booties, safety glasses, and gloves for the entire duration of the shift.

The current base annual hourly range for this role is currently $18.00 - $56.00. Pay scales are determined by role, level, location and alignment with market data. Individual pay is determined through interviews and an assessment of several factors that are unique to each candidate, including but not limited to job-related skills, relevant education and experience, certifications, abilities of the candidate, and pay relative to other team members.

All new ASML jobs have a minimum application deadline of 10 days.

EOE AA M / F / Veteran / Disability

Potential candidates will meet the education and experience requirements provided on the above job description and excel in completing the listed responsibilities for this role. All candidates receiving an offer of employment must successfully complete a background check and any other tests that may be required.

LI-MO1

This position requires access to controlled technology, as defined in the United States Export Administration Regulations (15 C.F.R. § 730, et seq.). Qualified candidates must be legally authorized to access such controlled technology prior to beginning work. Business demands may require ASML to proceed with candidates who are immediately eligible to access controlled technology.

Diversity and Inclusion

ASML is an Equal Opportunity Employer that values and respects the importance of a diverse and inclusive workforce. It is the policy of the company to recruit, hire, train and promote persons in all job titles without regard to race, color, religion, sex, age, national origin, veteran status, disability, sexual orientation, or gender identity. We recognize that diversity and inclusion is a driving force in the success of our company.

Need to know more about applying for a job at ASML? Read our frequently asked questions .

Request an Accommodation

ASML provides reasonable accommodations to applicants for ASML employment and ASML employees with disabilities. An accommodation is a change in work rules, facilities, or conditions which enable an individual with a disability to apply for a job, perform the essential functions of a job, and / or enjoy equal access to the benefits and privileges of employment. If you are in need of an accommodation to complete an application, participate in an interview, or otherwise participate in the employee pre-selection process, please send an email to USHR_Accommodation@asml.com to initiate the company’s reasonable accommodation process.

Please note : This email address is solely intended to provide a method for applicants to initiate ASML’s process to request accommodation(s). Any recruitment questions should be directed to the designated Talent Acquisition member for the position.

J-18808-Ljbffr

Salary : $18 - $56

Apply for this job

Receive alerts for other Internship FPGA Design Verification Engineer job openings

Internship FPGA Design Verification Engineer

What are the responsibilities and job description for the Internship FPGA Design Verification Engineer position at ASML Germany GmbH?

What is the career path for a Internship FPGA Design Verification Engineer?

Job openings at ASML Germany GmbH

Not the job you're looking for? Here are some other Internship FPGA Design Verification Engineer jobs in the San Diego, CA area that may be a better fit.

We don't have any other Internship FPGA Design Verification Engineer jobs in the San Diego, CA area right now.

AI Assistant is available now!