Demo

Principal Signal/Power Integrity Engineer

Astera Labs
Santa Clara, CA Full Time
POSTED ON 3/1/2025
AVAILABLE BEFORE 5/25/2025

Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe®, CXL®, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is both scalable and customizable. Inspired by trusted relationships with hyperscalers and the data center ecosystem, we are an innovation leader delivering products that are flexible and interoperable. Discover how we are transforming modern data-driven applications at www.asteralabs.com

At Astera Labs, we seek motivated SI / PI and System Validation Engineers to work on our game-changing portfolio of connectivity products for Artificial Intelligence and Machine Learning applications. In this role, you will execute the SI planning, design, modeling, simulation, and lab validation with various system configurations. You will also formulate a comprehensive system validation plan and design experiments to root cause unexpected behavior, report results and specification compliance, and work with key internal customers to quantify margins and ensure robustness.

Basic Qualifications :

  • Strong academic / technical background in electrical engineering; Bachelor's is required; Master's preferred.
  • 5 years of experience supporting or developing complex SoC / silicon products for Server, Storage, and Networking applications.
  • 10 years of hands-on high-speed SI / PI design, simulation, and measurement experience.
  • We have proven track record with defining hardware system constraints and high-speed technology roadmaps.
  • Cross-functional design mentality with silicon design community to develop systems.
  • Self-starting, professional, and hands-on work ethic that can execute intense research in a dynamic environment.
  • Proven track record solving problems independently, preferably as a tech lead.
  • Entrepreneurial, open-minded behavior, and can-do attitude.
  • Authorized to work in the US and start immediately.

Required experience :

  • Familiar with SI and PI design challenges for high-speed interconnects
  • Hardware product design experience in networking, compute, or RF.
  • 2D and 3D simulation experience with Cadence / Mentor / Ansys / ADS / etc. toolsets
  • EM modeling of connector structures
  • High-speed SERDES measurement, channel simulation, and equalization
  • Expertise in DDR4 / 5 memory bus designs
  • Expertise in multi-level and NRZ signaling, COM, BER, jitter analysis
  • Familiar with VNA, TDR, real-time and sub-sampling oscilloscopes, etc.
  • Working knowledge of PCB fabrication limits and trade-offs
  • PI experience a bonus.
  • Familiar with industry-standard such as IEEE802.3
  • Familiarity with PCIe5 / 6 and CXL specs, especially Electrical Compliance sections
  • Working knowledge of key, high-speed design blocks such as PLLs, DFE, Tx EQ
  • Experience in system testing, characterization, margin analysis, and optimization of high-speed PCIe / CXL data links over long and short channels
  • In-depth understanding of DDR 4 / 5 protocols and JEDEC Standard. Hands-on experience with DDR4 / 5 post-silicon electrical validation.
  • Proficiency in using high-speed lab equipment such as BERT, Oscilloscope, and VNA
  • Strong debug, analysis, and problem-solving skills with experience leading root cause and correction action teams. An inherent sense of urgency and accountability. Must have the ability to multi-task in a fast-paced environment.
  • The base salary range is $170,000 USD - $250,000 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

    We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ and non-binary people, veterans, parents, and individuals with disabilities.

    Salary : $170,000 - $250,000

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Principal Signal/Power Integrity Engineer?

    Sign up to receive alerts about other jobs on the Principal Signal/Power Integrity Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $91,609 - $118,978
    Income Estimation: 
    $120,933 - $155,034
    Income Estimation: 
    $114,618 - $136,401
    Income Estimation: 
    $163,041 - $197,583
    Income Estimation: 
    $226,694 - $284,387
    Income Estimation: 
    $196,704 - $250,368
    Income Estimation: 
    $90,267 - $107,792
    Income Estimation: 
    $125,799 - $152,617
    Income Estimation: 
    $110,220 - $132,692
    Income Estimation: 
    $111,195 - $140,107
    Income Estimation: 
    $126,558 - $144,904
    Income Estimation: 
    $110,220 - $132,692
    Income Estimation: 
    $151,084 - $181,738
    Income Estimation: 
    $133,507 - $160,824
    Income Estimation: 
    $136,663 - $175,160
    Income Estimation: 
    $157,953 - $182,694
    Income Estimation: 
    $133,507 - $160,824
    Income Estimation: 
    $188,927 - $229,849
    Income Estimation: 
    $163,041 - $197,583
    Income Estimation: 
    $171,178 - $212,692
    Income Estimation: 
    $188,211 - $213,397
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at Astera Labs

    Astera Labs
    Hired Organization Address Irvine, CA Full Time
    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud in...
    Astera Labs
    Hired Organization Address Alameda, CA Full Time
    Astera Labs is looking for Sr. Principal DSP Architect in Alameda, CA. This local job opportunity with ID 3070171422 is ...
    Astera Labs
    Hired Organization Address Sonoma, CA Full Time
    We are seeking a highly skilled and motivated Senior Principal Digital Signal Processing Architect to join our team of D...
    Astera Labs
    Hired Organization Address Alameda, CA Full Time
    We are seeking a highly skilled and motivated Senior Principal Digital Signal Processing Architect to join our team of D...

    Not the job you're looking for? Here are some other Principal Signal/Power Integrity Engineer jobs in the Santa Clara, CA area that may be a better fit.

    Principal, Server Signal Integrity and Power Integrity Engineer

    Advanced Micro Devices, Inc, Santa Clara, CA

    Principal, Signal & Power Integrity Lead Engineer

    Advanced Micro Devices, Inc, Santa Clara, CA

    AI Assistant is available now!

    Feel free to start your new journey!