Demo

ASIC Validation Engineer

AvicenaTech
Sunnyvale, CA Full Time
POSTED ON 3/1/2025
AVAILABLE BEFORE 5/25/2025

Avicena is a privately held company developing microLED based ultra-low power high bandwidth interconnects for chip-to-chip communications. This technology will revolutionize High-Performance (HPC) and Cloud computing, as well as other industries where low power interconnects are critical like camera sensors, autonomous vehicles, and aerospace. Avicena is headquartered in Sunnyvale, California with a development center in Edinburgh, Scotland. The company was founded in 2019 by leading technologists from the optical networking industry with a track record of delivering breakthrough products. (www.avicena.tech)

Responsibilities :

  • Bring up, debug and characterize ASIC ICs on evaluation platforms.
  • Set up test plans and infrastructure for ASIC IC bring up and characterization and provide input of eval PCBA designs towards completion ASIC performance verification / characterization.
  • Selection of key test and Silicon communication instruments / tools required to complete ASIC bring up / verification and characterization.
  • Work with test software developer to define and help test software for ASIC debug / characterization.
  • Analyze test results, diagnose issues, revise test setups and procedures to improve measurements and isolate functional and performance issues.

Qualifications :

  • BS or higher in Electrical Engineering, Applied Physics, or related field with 2 years of work experience.
  • Must be proficient with standard communication protocols such as I2C, SPI, MDIO and ethernet.
  • Knowledge of analog communication circuits.
  • Understanding of RF design and testing using various optical and electronic test equipment including oscilloscopes, digital communications analyzers, vector network analyzers (VNAs), optical power meters, power supplies is highly desirable.
  • Ability to do lab automation scripting with Python is a must.
  • Ability to work with and program microcontrollers and / or FPGAs is a plus.
  • Flexible, quick learner, ability to work in a fast-paced startup environment.
  • Familiarity with the physics of semiconductor devices (emitters and photodetectors) is desirable.
  • If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a ASIC Validation Engineer?

    Sign up to receive alerts about other jobs on the ASIC Validation Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $96,211 - $107,713
    Income Estimation: 
    $115,275 - $131,105
    Income Estimation: 
    $128,473 - $158,030
    Income Estimation: 
    $143,123 - $179,960
    Income Estimation: 
    $88,790 - $110,816
    Income Estimation: 
    $107,385 - $134,565
    Income Estimation: 
    $107,385 - $134,565
    Income Estimation: 
    $128,473 - $158,030
    Income Estimation: 
    $72,538 - $87,299
    Income Estimation: 
    $88,790 - $110,816
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at AvicenaTech

    AvicenaTech
    Hired Organization Address Sunnyvale, CA Full Time
    Avicena is a privately held company developing microLED based ultra-low power high bandwidth interconnects for chip-to-c...

    Not the job you're looking for? Here are some other ASIC Validation Engineer jobs in the Sunnyvale, CA area that may be a better fit.

    ASIC Validation Engineer

    Avicena Tech, Sunnyvale, CA

    ASIC Engineer

    Cisco Systems, Inc., San Jose, CA

    AI Assistant is available now!

    Feel free to start your new journey!