Demo

Sr. Engineer, Systems and Hardware Validation

Ayar Labs
San Jose, CA Full Time
POSTED ON 1/25/2025
AVAILABLE BEFORE 2/25/2025
Sr. Engineer, Systems and Hardware Validation

Ayar Labs is pushing the boundaries of optical interconnect technology with our revolutionary multi-wavelength sources and CMOS chiplets. 

We are seeking an experienced Validation Engineer to spearhead the validation efforts that ensure our groundbreaking products meet and exceed both component and system-level requirements.

This pivotal role will drive the transition of our technology from initial release to customer deployment, guaranteeing a seamless and high-performance experience for our clients. 

If you are a seasoned validation expert with a passion for solving complex technical challenges and a deep understanding of laser, photonics, CMOS, and system-level concepts, this is your chance to make a significant impact on the future of interconnect technology.

Essential Functions:
  • Lead Validation Strategy: Define and implement comprehensive validation methodologies that guarantee our products meet both component and system-level product requirements. This includes developing test plans, defining success criteria, and selecting appropriate test equipment and methodologies.
  • Drive Product Bring-up: Collaborate with Design Engineering to bring up cutting-edge silicon photonic and laser products, troubleshooting and resolving any technical issues that arise.
  • Validate Component and System Performance: Perform rigorous design validation on new chips and products through electrical and optical characterization of VLSI integrated circuits and optoelectronic systems.
  • Drive Continuous Improvement: Collaborate with multi-disciplinary teams to identify and implement product improvements through Automatic Test Equipment (ATE), bench characterization, and other techniques.
  • Lead New Product Introduction (NPI): Collaborate with Design, Package, and Reliability Engineering to ensure a smooth and successful transition of products from development to mass production.
  • Deliver Customer-Ready Documentation: Author and maintain comprehensive customer-facing validation reports and documentation that clearly communicate product performance and reliability.
  • Make Critical Decisions: Drive decisions around design trade-offs and specification adjustments, balancing performance, manufacturability, and time-to-market to ensure products are ready for customer deployment.
  • Develop Test Software and Infrastructure: Create and maintain software scripts and test hardware stations required for efficient and comprehensive validation.
  • Ensure Timely Delivery: Manage project schedules and execution to meet product timelines and customer demand, while maintaining the highest quality standards.

Basic Qualifications:
  • Master's degree in Electrical Engineering or equivalent
  • 2 years of industry experience in semiconductor lasers, photonics, system test, and validation 
  • 2 years of experience with component and system test equipment (BERT, DCA, OSA, etc.) and standard signal quality metrics (TDECQ, SRS, URS).
  • 2 years of experience in programming languages (Python, etc.) for test automation and data analysis.
  • Knowledge of communication protocols and standards (Ethernet, PCIe, etc.).
  • Able to analyze complex technical problems, identify root causes, and develop effective solutions.
  • Understanding of data analysis, process control, and statistical methods.
  • Experience with SoC validation planning, bring-up, debugging, and optimization.
  • Experience with high-speed SerDes and their characterization and optimization.
  • Knowledge of optical transceiver packaging and integration challenges.

Preferred Qualifications:
  • Ph.D.
  • Knowledge of component and system test equipment (BERT, DCA, OSA, etc.) and standard signal quality metrics (TDECQ, SRS, URS).
  • Proficiency in programming languages (Python, etc.) for test automation and data analysis.
  • Experience with high-speed SerDes and their characterization and optimization.
 
Salary range:  $145,000 - $160,000
 
NOTE TO RECRUITERS:
Principals only. We are not accepting resumes from recruiters for this position. Remuneration for recruiting activities is only applicable subject to a signed and executed agreement between the parties. Please don’t send candidates to Ayar Labs, and do not contact our managers.
 
About Ayar Labs:
 
At Ayar Labs we’re about to revolutionize computing by moving data with light.  We’re unleashing processing power for artificial intelligence, high performance computing, cloud and telecommunications by removing the bottlenecks created by today’s electrical I/O -- making it possible to continue scaling computing system performance.  Ayar Labs is the first to deliver an optical I/O solution that combines in-package optical I/O chiplets and multi-wavelength remote light sources to replace traditional electrical I/O.  This silicon photonics-based I/O solution enables chips to communicate with each other from millimeters to kilometers, to deliver orders of magnitude improvements in latency, bandwidth density, and power consumption.

With our strong collaborations with industry leaders and government, our deep ties to MIT and UC Berkeley, and our commitment to hiring the best engineers in photonics and electronics, joining our team gives you the opportunity to collaborate with renowned experts on challenging, paradigm-shifting work.

We are passionate about delivering in-package optical I/O at scale, leveraging the strength of our patent portfolio and our team of leading interdisciplinary experts.  We believe that deep cross-collaboration between teams facilitated by honest, open debate is the best way to drive innovation and achieve big wins.   Join our team and experience the possibilities.

Resources:
  • Executives from Intel and GLOBALFOUNDRIES share their thoughts on Ayar Labs and the promise of in-package optical I/O (video)
  • Ayar Labs in the News and Recent announcements
  •  LinkedIn and Twitter
Ayar Labs is an Affirmative Action/Equal Opportunity Employer and is strongly committed to all policies which will afford equal opportunity employment to all qualified persons without regard to age, national origin, race, ethnicity, creed, gender, disability, veteran status, or any other characteristic protected by law.
 

Salary : $145,000 - $160,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Sr. Engineer, Systems and Hardware Validation?

Sign up to receive alerts about other jobs on the Sr. Engineer, Systems and Hardware Validation career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$136,611 - $163,397
Income Estimation: 
$135,163 - $163,519
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$150,859 - $181,127
Income Estimation: 
$96,211 - $107,713
Income Estimation: 
$115,275 - $131,105
Income Estimation: 
$115,275 - $131,105
Income Estimation: 
$135,136 - $164,847
Income Estimation: 
$56,898 - $76,005
Income Estimation: 
$96,211 - $107,713

Sign up to receive alerts about other jobs with skills like those required for the Sr. Engineer, Systems and Hardware Validation.

Click the checkbox next to the jobs that you are interested in.

  • Computer Aided Design (CAD) Skill

    • Income Estimation: $111,181 - $183,733
    • Income Estimation: $119,360 - $163,058
  • Design Documentation Skill

    • Income Estimation: $128,327 - $171,691
    • Income Estimation: $121,258 - $158,009
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Ayar Labs

Ayar Labs
Hired Organization Address San Jose, CA Full Time
Sr. Engineer, Signal Integrity and Power integrity Responsible for board, package, and chip level signal and power integ...
Ayar Labs
Hired Organization Address San Jose, CA Full Time
Sr. Engineer, Analog/Mixed Signal Design As an Analog and Mixed Signal Design Engineer, you will design various blocks s...
Ayar Labs
Hired Organization Address San Jose, CA Full Time
Sr. Manager, ASIC Engineering GENERAL DESCRIPTION The Sr. Manager of ASIC Engineering will be responsible for leading de...
Ayar Labs
Hired Organization Address San Jose, CA Full Time
Sr. Staff Engineer, Embedded Firmware Location: San Jose, CA Ayar Labs is revolutionizing the world of interconnect tech...

Not the job you're looking for? Here are some other Sr. Engineer, Systems and Hardware Validation jobs in the San Jose, CA area that may be a better fit.

Hardware Validation Engineer

Advanced Micro Devices, Inc, Santa Clara, CA

AI Assistant is available now!

Feel free to start your new journey!