Demo

Design Verification Engineer

Baidu
Sunnyvale, CA Full Time
POSTED ON 3/17/2025
AVAILABLE BEFORE 4/11/2025

Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges in AI industry and have the desire to solve them? Do you want to work with a world-class team to explore the fast-growing AI hardware opportunities and impact on AI industry?We’re looking forward to you joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will thrive in this highly technical environment. Your job responsibilities as a Design Verification Engineer will help the team to verify the functionality of Baidu's AI SoC at both block level and SoC level.You will help on UVM Testbench development, directed / constrained random test generation, failure analysis and resolution, coverage analysis, and flow development.Run RTL and gate level functional verification, debug failures, lead bug tracking, and analyze and close coverage.Work closely with the design and systems engineering teams to review specifications and architecture, extract features, define verification plan & coverage model.Support mixed-signal co-simulation using Verilog models of analog IP. Develop testbench, test cases, reference model, coverage model and automation of regression suite.Support emulation and silicon bring up debug with your smart ideas to duplicate the problem in simulation.QualificationsMinimum 5 years of experience of UVM based verification on a significantly complex project.Advanced knowledge of standard ASIC design and verification flows, simulation and testbench development.Advanced knowledge of System Verilog and the UVM methodology.Solid verification skills in problem solving, constrained random testing, coverage closure, gate level simulations, X propagation.Good practice of one scripting language (Perl, Python, Tcl) no preference.SoC and IP verification experience on either one aspect (PCIe, Ethernet, HBM, GDDR, DDR, MMU, Cache).Familiar with C / C .Formal Verification (Model Checking, Equivalence Checking).Excellent communication skills in both English and Chinese.Culture Fit : Mission alignment : If you want to be part of a team to accomplish this great mission, we will provide you the best possible platform to do that.Self-directed : We work best with people that are driven, motivated, and aspire to greatness.Hungry to learn : We are eager to see you learn new skills and grow.Team orientation : We work in small, fast-moving teams. We watch out for each other and go after big goals together as a team.

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Design Verification Engineer?

Sign up to receive alerts about other jobs on the Design Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$74,832 - $90,893
Income Estimation: 
$86,835 - $106,101
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$206,482 - $238,005
Income Estimation: 
$77,439 - $91,585
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$171,024 - $193,943
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Baidu

Baidu
Hired Organization Address Sunnyvale, CA Full Time
Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges in the AI indus...
Baidu
Hired Organization Address Sunnyvale, CA Full Time
Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges in AI industry ...

Not the job you're looking for? Here are some other Design Verification Engineer jobs in the Sunnyvale, CA area that may be a better fit.

Senior Mixed Signal Design Verification Engineer

RF-Design GmbH, Santa Clara, CA

AI Assistant is available now!

Feel free to start your new journey!