Demo

Senior Hardware Design Engineer

BayOne Solutions
Palo Alto, CA Full Time
POSTED ON 3/27/2025
AVAILABLE BEFORE 4/24/2025

As a Sr. physical design engineer, you will contribute to all design phases of physical design of high performance SoC design at both the block and subchip levels, as well as the full-chip level from RTL to GDSII. You will collaborate with the Foundry Process Engineer, SoC Architect, Microarchitecture, Packaging, Signal Integrity and Power Integrity teams to drive the overall Physical Design aspects, leading to a successful tapeout and production silicon.

Key Qualifications include (but not limited to) :

  • Extensive physical design experiences at both the block level and subchip level, as well as full-chip level is a plus.
  • Deep knowledge in physical design, including physical aware synthesis, floorplanning, clock tree implementation, routing, STA timing signoff, and chip-finishing.
  • Good knowledge of basic soc architecture. Be able to work with Front-end design team to address timing, congestion and power issues.
  • In-Depth Knowledge of design flow from RTL to GDSII.
  • Good knowledge of EM-IR sign-off requirements.
  • Experience in using EDA tools like Synopsys ( / Cadence) for PPA optimization.
  • Good script skills such as perl / tcl.

Responsibilities include (but not limited to) :

  • Perform subchip level and block level place and route, and close design to meeting performance, power and area.
  • Lead and Perform all aspects of full chip SoC integration activities : die size optimization, floorplanning, hard IP integration, partitioning, chip level clock planning, bump placement / RDL routing, power grid generation, full chip STA timing, DFT strategy planning, and final physical verification.
  • Good knowledge of timing analysis, power analysis, physical verification (DRC / LVS), and formal verification
  • Working knowledge of UPF specification in Power Intent design, implementation, and verification of power gating, level shifter, and isolation.
  • Define EM-IR signoff requirements and sign-off methodology.
  • Define and support Static and Dynamic, thermal, electro-migration, peak current, di / dt,and effective resistance analysis
  • Develop and support Chip-package-Co-Analysis (CPA) and Chip-Power-Model (CPM) on-die model for package & die co-design analysis
  • Be an EM-IR sign-off lead with successful tape out track records
  • Excellent hand-on experience in voltage drop analysis using redhawk or redhawk-SC
  • Excellent hand-on experience and debugging skills of finding root cause of voltage drop and EM issues
  • Solid background in EM-IR fundamentals, analytical aptitude and excellent attention to Detail.
  • If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Senior Hardware Design Engineer?

    Sign up to receive alerts about other jobs on the Senior Hardware Design Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at BayOne Solutions

    BayOne Solutions
    Hired Organization Address Seattle, WA Contractor
    Role: Administrative Assistant (Only On W2) Location: Seattle, WA Duration: 12 Months Contract Rate: $35/hr on W2 Some s...
    BayOne Solutions
    Hired Organization Address Atlanta, GA Contractor
    Job Title - Cyber Security Engineer Job Location - Atlanta, GA/Plymouth, MA/Irvine or Palo Alto, CA(Hybrid – 3 Days/Week...
    BayOne Solutions
    Hired Organization Address Houston, TX Contractor
    Description This role will be supporting the RMA Services Supply Chain Team. The responsibilities required will support ...
    BayOne Solutions
    Hired Organization Address Palo Alto, CA Full Time
    Job Title : Senior Android Engineer - Infotainment Location : Palo Alto, California Contract of 12 months Hybrid- 3 days...

    Not the job you're looking for? Here are some other Senior Hardware Design Engineer jobs in the Palo Alto, CA area that may be a better fit.

    Senior Hardware Design Engineer

    ChargePoint, Campbell, CA

    AI Assistant is available now!

    Feel free to start your new journey!