What are the responsibilities and job description for the DSP or Serdes RTL Senior Principal Digital Design Engineer position at Cadence Design Systems?
DSP or Serdes RTL Senior Principal Digital Design Engineer
Apply locations SAN JOSE time type Full time posted on Posted 6 Days Ago job requisition id R43530
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
This is an opportunity to join a dynamic and growing team of engineers developing high-speed physical IP for industry-standard protocols. The successful candidate will be a highly self-motivated and results-oriented member of a small team of engineers that can learn and improve existing digital flows. The candidate will primarily be responsible for front-end coding, scripting, and developing flows at all phases of the digital design and functional verification. It is further expected that the candidate will be able to work as part of a small and focused team of engineers and will be able to collaborate successfully as needed with the digital, analog, and application teams. Candidate should be willing to work full time in the San Jose office. Remote will be considered depending on experience.
Position Requirements
This team is focused on DSP and / or High Speed Serdes. The ideal candidate will have at least 5 plus years of actual work experience in SerDes as well as a thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate with all members of the technical staff, both analog and digital, regarding overall project development progress and status. This includes but is not limited to :
- Digital microarchitecture definition and documentation
- RTL logic design, debug, and functional verification
- Strong background in DSP and algorithms is a plus.
- Familiar with the PMA / PMD / PCS layers of the Ethernet protocol is a plus.
- Understanding of digital architecture trade-offs for power, performance, and area
- Understanding of proper handling of multiple asynchronous clock domains and their crossings
- Understanding of Lint checks and proper resolution of errors
- Understanding synthesis timing constraints, static timing analysis, and constraint development
- Understanding of fundamental physical design flows and stages
- Understanding impacts of analog and mixed-signal design and verification on digital-on-top development flow.
- Exhibit excellent communication skills and be self-motivated and well organized.
- Experience with FPGA and / or emulation platform is a plus.
- Firmware development of embedded microcontroller systems is a plus.
Substantial experience with Verilog is required, as are excellent logic and debug skills. Engineering expertise in mixed-signal IP development procedures and Ethernet connectivity protocol knowledge are also strongly preferred.
The annual salary range for California is $150,500 to $279,500. You may also be eligible to receive incentive compensation : bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies, and work location. Our benefits programs include : paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental, and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
J-18808-Ljbffr
Salary : $150,500 - $279,500
