What are the responsibilities and job description for the Senior E/E & Semiconductor Engineer - SOC Design Verification Engineer position at Capgemini?
Senior E / E & Semiconductor Engineer - SOC Design Verification Engineer-078053
Description
Job Role : SOC Design Verification Engineer
Job location : Seattle WA
Job Description :
We are looking for SOC Design Verification Engineer who can work 100% Onsite at Seattle WA or Santa Clara CA. Candidate should be able to define and implement SoC verification plans, build verification test benches to enable sub-system / SoC level verification and develop functional tests based on verification test plan.
Key Responsibilities :
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve functional failures in the design, partnering with the Design team.
Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality and develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.
Required Skills
Track record of 'first-pass success' in ASIC development cycles.
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
Proficiency in ARM processor based SOC exp, Protocols – AMBA AHB AXI
8 to 10 years of hands-on experience in SystemVerilog / UVM methodology
Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation.
Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.
Preferred Qualifications
Experience verifying GPU / CPU designs and experience in development of UVM based verification environments from scratch is nice to have.
Experience with Design verification of Data-center applications like Video, AI / ML and Networking designs and experience with revision control systems like Mercurial(Hg), Git or SVN.
Experience with IP or integration verification of high-speed interfaces like PCIe, DDR, Ethernet.
Life at Capgemini
Capgemini supports all aspects of your well-being throughout the changing stages of your life and career. For eligible employees, we offer :
Flexible work
Healthcare including dental, vision, mental health, and well-being programs
Financial well-being programs such as 401(k) and Employee Share Ownership Plan
Paid time off and paid holidays
Paid parental leave
Family building benefits like adoption assistance, surrogacy, and cryopreservation
Social well-being benefits like subsidized back-up child / elder care and tutoring
Keep a pulse on the job market with advanced job matching technology.
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution.
Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right.
Surveys & Data Sets
What is the career path for a Senior E/E & Semiconductor Engineer - SOC Design Verification Engineer?
Sign up to receive alerts about other jobs on the Senior E/E & Semiconductor Engineer - SOC Design Verification Engineer career path by checking the boxes next to the positions that interest you.
Not the job you're looking for? Here are some other Senior E/E & Semiconductor Engineer - SOC Design Verification Engineer jobs in the Seattle, WA area that may be a better fit.
We don't have any other Senior E/E & Semiconductor Engineer - SOC Design Verification Engineer jobs in the Seattle, WA area right now.