Demo

Senior RTL / Digital Design Engineer

Chelsea Search Group
Minneapolis, MN Full Time
POSTED ON 2/22/2025
AVAILABLE BEFORE 5/21/2025

Senior RTL / Digital Design Engineer

Full-Time Benefits

Must be a US Citizen

Plymouth, Minnesota (onsite / hybrid)

Job Description :

You will play a pivotal role in the development of custom-designed ASICs. Your expertise will span the entire chip design lifecycle, from conceptualization to implementation. You’ll collaborate with cross-functional teams, ensuring successful chip development while adhering to performance, power, and area targets. The right candidate will be someone with high aptitude who is currently hands on designing complex digital blocks, with strong knowledge / experience across the complete ASIC / SOC design flow. An ideal candidate will additionally have experience with radiation-hardened design, analog / mixed-signal design and EDA, and std-cell library development.

Additional duties include the evaluation of customer requirements and estimates of effort / expenses for potential new business, and participation in identifying problems with and improvements to, internal design methodologies.

Essential Duties and Qualifications :

Chip Architecture and Development

  • Lead the architectural design of ASICs based on high-level requirements and block diagrams.
  • Collaborate with system architects to define chip functionality, interfaces, and performance targets.
  • Develop detailed specifications for the chip’s components.

RTL Design and Synthesis

  • Use Synopsys Design Compiler to create RTL (Register Transfer Level) designs.
  • Optimize RTL code for area, power, and performance.
  • Implement and verify complex digital blocks.
  • Constraint Development

  • Develop timing constraints for the entire chip.
  • Work closely with physical design teams to ensure successful place-and-route.
  • RISC Processor Conformance

  • Constrain and verify RISC processors within the chip.
  • Optimize processor performance and power efficiency.
  • Physical Design Collaboration

  • Collaborate with physical design teams on floorplanning, placement, and routing.
  • Address any design closure issues.
  • Verification Support

  • Work with verification engineers to ensure functional correctness.
  • Assist in creating testbenches and verifying the chip’s functionality.
  • Qualifications :

  • BSEE / MSEE or equivalent.
  • 10 years of direct industry experience with ASIC and / or SoC design.
  • Proficiency in Synopsys Design Compiler and other EDA tools.
  • Strong understanding of digital design principles.
  • Familiarity with RISC architectures (e.g., ARM, MIPS).
  • Excellent problem-solving skills and attention to detail.
  • A strong background in RTL based digital IC design using Verilog / SystemVerilog
  • Proven track record of first-pass successes.
  • A self-starter with the ability to assume leadership roles.
  • Ability to work well in a diverse team environment.
  • Willingness to mentor junior engineers.
  • Experience with industry standard development tools and methodologies.
  • Additional Duties and Qualifications :

  • Modern revision-control tools and best-practices in a collaborative, multi-site design community.
  • Proficiency with UNIX / Linux incl. shell scripting, text utilities (e.g., sed, awk, grep), using Modules, high-level programming such as C / C , PERL / Python / TCL scripting.
  • Proficiency with Windows apps, incl. Word, Excel, PowerPoint, Visio, Project, PDF conversion.
  • If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Senior RTL / Digital Design Engineer?

    Sign up to receive alerts about other jobs on the Senior RTL / Digital Design Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at Chelsea Search Group

    Chelsea Search Group
    Hired Organization Address Minneapolis, MN Full Time
    Senior ASIC Design Verification Engineer Minneapolis, MN (onsite/hybrid) Full-time/Direct-hire Benefits Must be a US Cit...
    Chelsea Search Group
    Hired Organization Address Dallas, TX Full Time
    ASIC Design Manager – IC Design Services Dallas, Texas (onsite / hybrid) Full-time / Direct-hire Benefits US Citizen or ...
    Chelsea Search Group
    Hired Organization Address Dallas, TX Full Time
    Senior Physical Design Engineer Dallas, Texas (onsite/hybrid) US Citizen or US Permanent Resident Responsibilities : • T...
    Chelsea Search Group
    Hired Organization Address Minneapolis, MN Full Time
    ASIC Chip Lead and Design Engineer Full-time/Direct-hire position US Citizen or US Permanent Resident only Job Descripti...

    Not the job you're looking for? Here are some other Senior RTL / Digital Design Engineer jobs in the Minneapolis, MN area that may be a better fit.

    Senior Digital IC Design Engineer

    Chelsea Search Group, Minneapolis, MN

    Senior Vulnerability Management Engineer

    Western Digital, Saint Paul, MN

    AI Assistant is available now!

    Feel free to start your new journey!