Demo

Principal IC Design Engineer--Power Management

Chipone Technology (Beijing) Co., Limited
San Francisco, CA Full Time
POSTED ON 1/14/2025
AVAILABLE BEFORE 4/2/2025

Responsibilities :

  • Participate in product definition, system requirements, and spec tradeoffs with marketing, systems, and application teams
  • Own and lead the execution from concept to product release of innovative Power Management products
  • Mentor and provide technical guidance to a team of experienced and junior Analog IC Design engineers
  • Transistor level design of innovative Analog and Mixed Signal Power Management ICs
  • Design block-level and sub-block level and integrate them in the top-level of the IC, taking ownership of IC functionality and redesigning blocks as needed to meet specifications
  • Drive architecture design and circuit design based on high-level specifications
  • Own the technical outcome of design, verification, implementation, and execution of Power Management ICs ranging from simple regulators to complex designs, control loops, and digital interfaces
  • Characterize and debug ICs on the bench, identify and implement circuit solutions for design revisions, and transfer ICs to production
  • Collaborate with project leaders to create and maintain project execution plans, achieving schedule objectives at all milestones
  • Work with cross-functional teams including project management, technology, product, test, packaging, and applications at all project phases to successfully bring new products from concept to production

Qualifications : BS in Electrical Engineering with 20 years, MS with 15 years or PhD with 10 years

Required Skills :

  • Familiarity with engineering processes, principles and methodologies
  • Analog IC Design experience with a focus on Power Management ICs
  • Strong knowledge of fundamental Analog IC building blocks such as Operational Amplifiers, Gm Stages, Comparators, Bandgap References, Drivers, Oscillators, Biases, and passive circuits like RLC networks
  • Solid understanding of Bipolar, CMOS, High Voltage BCD Technology, Process, Device Physics, and Semiconductor Manufacturing processes and their impact on Analog performance
  • Prior experience in High Voltage Power ICs such as Monolithic Point-Of-Loads, Controller ICs, Smart Power Stages, DRMOS, E-Fuses, Load Switches in Servers and Computing Applications is highly desired
  • If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Principal IC Design Engineer--Power Management?

    Sign up to receive alerts about other jobs on the Principal IC Design Engineer--Power Management career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $106,272 - $135,338
    Income Estimation: 
    $148,081 - $218,733
    Income Estimation: 
    $170,210 - $214,735
    Income Estimation: 
    $147,544 - $187,671
    Income Estimation: 
    $86,835 - $106,101
    Income Estimation: 
    $110,316 - $137,631
    Income Estimation: 
    $110,316 - $137,631
    Income Estimation: 
    $137,294 - $170,650
    Income Estimation: 
    $137,294 - $170,650
    Income Estimation: 
    $170,210 - $214,735
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Not the job you're looking for? Here are some other Principal IC Design Engineer--Power Management jobs in the San Francisco, CA area that may be a better fit.

    PRINCIPAL IC DESIGN ENGINEERPOWER MANAGEMENT

    Chipone Technology Co., Limited, South San Francisco, CA

    IC Design Engineer

    Makena Tech Solutions, Inc., San Francisco, CA

    AI Assistant is available now!

    Feel free to start your new journey!