Demo

ASIC Package Signal/Power Integrity Engineer

Cisco Systems, Inc.
San Jose, CA Full Time
POSTED ON 1/11/2025
AVAILABLE BEFORE 3/7/2025

The application window is expected to close on: 01/05/2025.

Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.



Meet the Team


Cisco Silicon One is a business organization with a long track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world's most complex networks and carry over 90% of IP traffic. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our substrates use the latest 2.5D fanout technologies for large-scale integration, using the latest signaling and data transfer technologies.



Your Impact


Cisco SiliconOne ASIC team is looking for an expert in Signal and Power Integrity to help us develop our next generation ASIC packaging. You will work on cutting-edge FCBGA substrates that push the boundaries on power, speed, and fabrication / assembly technology. You will drive ASIC package power and signal integrity rules and layout analysis to enable on-time, high-quality manufacturing releases. You will actively implement the latest SERDES speeds and technologies while developing creative solutions for these signaling and power distribution challenges.

  • Develop design rules for ultra-high speed signaling
  • Analyze substrate SI/PI and provide feedback for layout
  • Collaborate with the layout team to develop the best overall solution
  • Collaborate with system partners to achieve the best combined power and signal integrity across the interposer, substate, and PCB.
  • Document design rules and post layout extraction results

Minimum Qualifications:

  • Bachelor's degree in electrical engineering or related field
  • 7 years of experience in Signal and/or Power Integrity
  • Strong background in Electromagnetics
  • Good understanding of scattering and impedance network parameters
  • Proficient in Ansys EM flow
  • Proficient with Cadence APD for layout review
  • Fluent in Keysight ADS
  • Working knowledge of SPICE

Preferred Qualifications:

  • Master's degree in electrical engineering or related field
  • Experience with MATLAB or Python scripting
  • Experience with SI/PI of 2.5D advanced ASIC packaging
  • Experience with Raptor-X
  • Working knowledge of Vector Network Analysis
  • Basic knowledge of IBIS


#WeAreCisco


#WeAreCisco where every individual brings their unique skills and perspectives together to pursue our purpose of powering an inclusive future for all.


Our passion is connection-we celebrate our employees' diverse set of backgrounds and focus on unlocking potential. Cisconians often experience one company, many careers where learning and development are encouraged and supported at every stage. Our technology, tools, and culture pioneered hybrid work trends, allowing all to not only give their best, but be their best.


We understand our outstanding opportunity to bring communities together and at the heart of that is our people. One-third of Cisconians collaborate in our 30 employee resource organizations, called Inclusive Communities, to connect, foster belonging, learn to be informed allies, and make a difference. Dedicated paid time off to volunteer-80 hours each year-allows us to give back to causes we are passionate about, and nearly 86% do!


Our purpose, driven by our people, is what makes us the worldwide leader in technology that powers the internet. Helping our customers reimagine their applications, secure their enterprise, transform their infrastructure, and meet their sustainability goals is what we do best. We ensure that every step we take is a step towards a more inclusive future for all. Take your next step and be you, with us!

 

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a ASIC Package Signal/Power Integrity Engineer?

Sign up to receive alerts about other jobs on the ASIC Package Signal/Power Integrity Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$91,609 - $118,978
Income Estimation: 
$120,933 - $155,034
Income Estimation: 
$114,618 - $136,401
Income Estimation: 
$136,663 - $175,160
Income Estimation: 
$188,927 - $229,849
Income Estimation: 
$163,041 - $197,583
Income Estimation: 
$171,178 - $212,692
Income Estimation: 
$188,211 - $213,397
Income Estimation: 
$77,510 - $95,546
Income Estimation: 
$101,213 - $124,848
Income Estimation: 
$90,267 - $107,792
Income Estimation: 
$90,926 - $113,495
Income Estimation: 
$102,148 - $116,687
Income Estimation: 
$90,926 - $113,495
Income Estimation: 
$125,799 - $152,617
Income Estimation: 
$110,220 - $132,692
Income Estimation: 
$111,195 - $140,107
Income Estimation: 
$126,558 - $144,904
Income Estimation: 
$111,195 - $140,107
Income Estimation: 
$151,084 - $181,738
Income Estimation: 
$133,507 - $160,824
Income Estimation: 
$136,663 - $175,160
Income Estimation: 
$157,953 - $182,694
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Cisco Systems, Inc.

Cisco Systems, Inc.
Hired Organization Address Milpitas, CA Full Time
Who We Are The SaaS Engineering organization within the Cisco Networking Group is committed to revolutionizing the deplo...
Cisco Systems, Inc.
Hired Organization Address San Jose, CA Intern
Applications are accepted until further notice. Please note this posting is to advertise potential job opportunities. Th...
Cisco Systems, Inc.
Hired Organization Address Fulton, MD Full Time
The application window is expected to close on: Feb. 11 MEET THE TEAM You will be part of the U.S. Enterprise Networking...
Cisco Systems, Inc.
Hired Organization Address Dallas, WI Full Time
The application window is expected to close on : 2 / 28 / 2025. Job posting may be removed earlier if the position is fi...

Not the job you're looking for? Here are some other ASIC Package Signal/Power Integrity Engineer jobs in the San Jose, CA area that may be a better fit.

Signal Integrity/Power Integrity Engineer

Advanced Micro Devices, Inc, Santa Clara, CA

AI Assistant is available now!

Feel free to start your new journey!