Demo

Design Verification (DV) Engineer

Cisco Systems, Inc.
San Jose, CA Full Time
POSTED ON 2/19/2025
AVAILABLE BEFORE 4/25/2025

The application window is expected to close on 02 / 26 / 2024

Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.

Meet the team

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world.

Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.

Your Impact

You will work with front-end RTL Design and Verification teams and Architects to understand chip architecture and drive design verification requirements. You'll work with SDK and Software teams as part of ASIC development to build a flawless handshake between hardware and software functionalities and qualify use-case requirements. You'll also have the opportunity to work with systems-testing teams during post-silicon validation efforts to bring-up, debug and qualify the ASIC in deployment-mode applications

You will participate in the ASIC design verification and Emulation for Cisco high-end switching products. One of the largest and most sophisticated of its kind in the industry

Use the microarchitecture and define the verification plan and be responsible for the entire verification process

Develop the verification environment, including crafting and implementing test plans, and perform any vital debugging

You will take part in the development of simulation models, test plan, code or functional coverage, multi-chip / system simulation, and performance analysis

Minimum Qualifications

Bachelors of Science Electrical Engineering, Computer Science or related degree

with 4 years of design verification experience or Masters degree in Electrical Engineering, Computer Science or related degree with 2 years of design verification experience

3 years of experience in ASIC or Silicon

Prior experience working with System Verilog

Prior experience with ASIC Verification processes, methodologies, flows and tools

Experience with scripting languages Python or Perl

Preferred Qualifications

Understanding of Networking technologies and concepts

Experience with Emulation and FPGA Prototyping

Experience with Post-silicon lab bring-up

Experience with C / C Programming

WeAreCisco

WeAreCisco where every individual brings their unique skills and perspectives together to pursue our purpose of powering an inclusive future for all.

Our passion is connection-we celebrate our employees' diverse set of backgrounds and focus on unlocking potential. Cisconians often experience one company, many careers where learning and development are encouraged and supported at every stage. Our technology, tools, and culture pioneered hybrid work trends, allowing all to not only give their best, but be their best.

We understand our outstanding opportunity to bring communities together and at the heart of that is our people. One-third of Cisconians collaborate in our 30 employee resource organizations, called Inclusive Communities, to connect, foster belonging, learn to be informed allies, and make a difference. Dedicated paid time off to volunteer-80 hours each year-allows us to give back to causes we are passionate about, and nearly 86% do!

Our purpose, driven by our people, is what makes us the worldwide leader in technology that powers the internet. Helping our customers reimagine their applications, secure their enterprise, transform their infrastructure, and meet their sustainability goals is what we do best. We ensure that every step we take is a step towards a more inclusive future for all. Take your next step and be you, with us!

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Design Verification (DV) Engineer?

Sign up to receive alerts about other jobs on the Design Verification (DV) Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$74,832 - $90,893
Income Estimation: 
$86,835 - $106,101
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$97,257 - $120,701
Income Estimation: 
$123,167 - $152,295
Income Estimation: 
$77,439 - $91,585
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$77,657 - $95,021
Income Estimation: 
$97,257 - $120,701
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Cisco Systems, Inc.

Cisco Systems, Inc.
Hired Organization Address Milpitas, CA Full Time
Who We Are The SaaS Engineering organization within the Cisco Networking Group is committed to revolutionizing the deplo...
Cisco Systems, Inc.
Hired Organization Address San Jose, CA Intern
Applications are accepted until further notice. Please note this posting is to advertise potential job opportunities. Th...
Cisco Systems, Inc.
Hired Organization Address Dallas, WI Full Time
The application window is expected to close on : 2 / 28 / 2025. Job posting may be removed earlier if the position is fi...
Cisco Systems, Inc.
Hired Organization Address Nashville, TN Full Time
Location : San Francisco Bay Area; Seattle, WA or Nashville, TN Window is expected to close on : 02 / 07 / 2025. Job pos...

Not the job you're looking for? Here are some other Design Verification (DV) Engineer jobs in the San Jose, CA area that may be a better fit.

Design Verification Engineer ( Remote)

Encore Semi, Inc., San Jose, CA

AI Assistant is available now!

Feel free to start your new journey!