Demo

Senior DFT Technical Lead

Cisco Systems, Inc.
San Jose, CA Full Time
POSTED ON 1/29/2025
AVAILABLE BEFORE 3/29/2025

The application window is expected to close on 2/28/25This position will work out of the San Jose, CA office location

Who We Are


The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.
Who You'll Work With
You will be in the Silicon One development organization as an ASIC Implementation Technical Lead in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.
What You'll Do
  • Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design.
  • Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.
  • Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.
  • Work with the team on DFT challenge identification, cross-functional solution brainstorming and implementation plan development, and lead junior engineers to deliver expected implementations on schedules
Minimum Qualifications:
  • Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 8 years of experience.
  • Prior experience with the latest innovative trends in DFT, test and silicon engineering.
  • Prior experience with scripting languages, Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
  • Prior experience with hardware design specifications and verification plan/matrix, RTL & testbench implementations.
  • Prior experience on DFT quality sign off checklist and reviews for chip tape out, including test coverage, STA.
  • Prior experience with pre-silicon DFT implementation and verification flows, and post-silicon test bring up procedures.

Preferred Qualifications:
  • DFT CAD development - Test Architecture, Methodology and Infrastructure
  • Post silicon validation using DFT patterns.
Why Cisco?
#WeAreCisco, where each person is unique, but we bring our talents to work as a team and make a difference powering an inclusive future for all. We embrace digital, and help our customers implement change in their digital businesses. Some may think we're "old" (36 years strong) and only about hardware, but we're also a software company. And a security company. We even invented an intuitive network that adapts, predicts, learns and protects. No other company can do what we do - you can't put us in a box! But "Digital Transformation" is an empty buzz phrase without a culture that allows for innovation, creativity, and yes, even failure (if you learn from it). Day to day, we focus on the give and take. We give our best, give our egos a break, and give of ourselves (because giving back is built into our DNA.) We take accountability, bold steps, and take difference to heart. Because without diversity of thought and a dedication to equality for all, there is no moving forward. So, you have colorful hair? Don't care. Tattoos? Show off your ink. Like polka dots? That's cool. Pop culture geek? Many of us are. Passion for technology and world changing? Be you, with us!

 

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Senior DFT Technical Lead?

Sign up to receive alerts about other jobs on the Senior DFT Technical Lead career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$110,730 - $135,754
Income Estimation: 
$128,617 - $162,576
Income Estimation: 
$117,033 - $148,289
Income Estimation: 
$78,798 - $105,031
Income Estimation: 
$100,385 - $137,222
Income Estimation: 
$100,385 - $137,222
Income Estimation: 
$130,881 - $173,980
Income Estimation: 
$118,163 - $145,996
Income Estimation: 
$145,845 - $177,256
Income Estimation: 
$147,836 - $182,130
Income Estimation: 
$154,597 - $194,610
Income Estimation: 
$86,891 - $130,303
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Cisco Systems, Inc.

Cisco Systems, Inc.
Hired Organization Address Fulton, MD Full Time
The application window is expected to close on: Feb. 11 MEET THE TEAM You will be part of the U.S. Enterprise Networking...
Cisco Systems, Inc.
Hired Organization Address Dallas, WI Full Time
The application window is expected to close on : 2 / 28 / 2025. Job posting may be removed earlier if the position is fi...
Cisco Systems, Inc.
Hired Organization Address Seattle, WA Full Time
The application window is expected to close by : Feb 21st, 2025 Job posting may be removed earlier if the position is fi...
Cisco Systems, Inc.
Hired Organization Address Nashville, TN Full Time
Location : San Francisco Bay Area; Seattle, WA or Nashville, TN Window is expected to close on : 02 / 07 / 2025. Job pos...

Not the job you're looking for? Here are some other Senior DFT Technical Lead jobs in the San Jose, CA area that may be a better fit.

Lead DFT Engineer

SBT, Santa Clara, CA

Lead DFT Engineer

SBT, San Jose, CA

AI Assistant is available now!

Feel free to start your new journey!