Demo

ASIC ENGINEERING TECHNICAL LEAD

Cisco
San Jose, CA Full Time
POSTED ON 3/19/2025
AVAILABLE BEFORE 4/17/2025

The application window is expected to close on 11 / 30 / 2024

This is an onsite role and will require working out of the Milpitas / San Jose office location.

Who We Are

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.

Who You'll Work With

You will be in the Silicon One development organization as an ASIC Implementation Technical Lead in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

What You'll Do

  • Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs.
  • Responsible for development of innovative DFT IP in collaboration with the multi-functional teams, and play a key role in full chip design integration with the testability features coordinated in the RTL.
  • Work closely with the design / design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.
  • Your team will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug strategies.
  • The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.

Minimum Qualification

  • Bachelor's or a Masters Degree in Electrical or Computer Engineering required with at least 10 years of experience.
  • Prior experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
  • Prior experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
  • Prior experience working with Gate level simulation, debugging with VCS and other simulators.
  • Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687
  • Scripting skills : Tcl, Python / Perl.
  • Preferred Qualifications

  • Prior experience with Verilog design experience - developing custom DFT logic & IP integration; familiarity with functional verification
  • Prior experience Test Static Timing Analysis
  • Prior experience with Post silicon validation using DFT patterns.
  • Why Cisco?

    WeAreCisco, where each person is unique, but we bring our talents to work as a team and make a difference powering an inclusive future for all. We embrace digital, and help our customers implement change in their digital businesses. Some may think were old (36 years strong) and only about hardware, but were also a software company. And a security company.

    We even invented an intuitive network that adapts, predicts, learns and protects. No other company can do what we do - you cant put us in a box! But Digital Transformation is an empty buzz phrase without a culture that allows for innovation, creativity, and yes, even failure (if you learn from it).

    Day to day, we focus on the give and take. We give our best, give our egos a break, and give of ourselves (because giving back is built into our DNA.) We take accountability, bold steps, and take difference to heart.

    Because without diversity of thought and a dedication to equality for all, there is no moving forward. So, you have colorful hair? Dont care. Tattoos? Show off your ink. Like polka dots? Thats cool. Pop culture geek? Many of us are. Passion for technology and world changing? Be you, with us!

    Cisco is an Affirmative Action and Equal Opportunity Employer and all qualified applicants will receive consideration for employment without regard to race, color, religion, gender, sexual orientation, national origin, genetic information, age, disability, veteran status, or any other legally protected basis.

    Cisco will consider for employment, on a case by case basis, qualified applicants with arrest and conviction records.

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a ASIC ENGINEERING TECHNICAL LEAD?

    Sign up to receive alerts about other jobs on the ASIC ENGINEERING TECHNICAL LEAD career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $74,832 - $90,893
    Income Estimation: 
    $86,835 - $106,101
    Income Estimation: 
    $110,730 - $135,754
    Income Estimation: 
    $128,617 - $162,576
    Income Estimation: 
    $117,033 - $148,289
    Income Estimation: 
    $103,114 - $138,258
    Income Estimation: 
    $118,163 - $145,996
    Income Estimation: 
    $120,777 - $151,022
    Income Estimation: 
    $129,363 - $167,316
    Income Estimation: 
    $86,891 - $130,303
    Income Estimation: 
    $129,363 - $167,316
    Income Estimation: 
    $145,845 - $177,256
    Income Estimation: 
    $147,836 - $182,130
    Income Estimation: 
    $154,597 - $194,610
    Income Estimation: 
    $86,891 - $130,303
    Income Estimation: 
    $105,207 - $132,120
    Income Estimation: 
    $127,470 - $161,562
    Income Estimation: 
    $94,567 - $126,847
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at Cisco

    Cisco
    Hired Organization Address Salt Lake, UT Full Time
    Application window expected to close on 2 / 28 / 25 This role is open to the following locations : ALABAMA, ARKANSAS, ID...
    Cisco
    Hired Organization Address Durham, NC Full Time
    The application window is expected to close on : 02 / 7 / 2025 Job posting may be removed earlier if the position is fil...
    Cisco
    Hired Organization Address Southwest, WV Full Time
    Leader, Regional Sales – AI Clouds & Neoclouds Location: Bay Area, CA (Preferred) Department: Webscale Reports To: Sr. D...
    Cisco
    Hired Organization Address Rapids, IA Full Time
    The application window is expected to close on April 10, 2025. Job posting may be removed earlier if the position is fil...

    Not the job you're looking for? Here are some other ASIC ENGINEERING TECHNICAL LEAD jobs in the San Jose, CA area that may be a better fit.

    ASIC Engineering Technical Lead- DFT

    Cisco Systems, Inc., San Jose, CA

    AI Assistant is available now!

    Feel free to start your new journey!