Demo

Senior ASIC Verification Engineer

Cornelis Networks
Wayne, PA Full Time
POSTED ON 2/27/2025
AVAILABLE BEFORE 5/11/2025

Cornelis Networks delivers the world's highest performance scale-out networking solutions for AI and HPC datacenters. Our differentiated architecture seamlessly integrates hardware, software and system level technologies to maximize the efficiency of GPU, CPU and accelerator-based compute clusters at any scale. Our solutions drive breakthroughs in AI & HPC workloads, empowering our customers to push the boundaries of innovation. Backed by top-tier venture capital and strategic investors, we are committed to innovation, performance and scalability - solving the world's most demanding computational challenges with our next-generation networking solutions.

We are a fast-growing, forward-thinking team of architects, engineers, and business professionals with a proven track record of building successful products and companies. As a global organization, our team spans multiple U.S. states and six countries, and we continue to expand with exceptional talent in onsite, hybrid, and fully remote roles.

Cornelis Networks is hiring Mid-Level and Senior ASIC Verification Engineers with advanced skills and knowledge in key areas required to verify world-class SoCs to be deployed in high performance computing, high performance data analytics, and artificial intelligence interconnect solutions. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC design, emulation and post-silicon teams towards creating a first-pass silicon success. A preferrable candidate will have 10 years of relevant experience in networking hardware verification, proven expertise in verifying one or more of the following : 50G, 100G, 400G Ethernet MAC / PCS protocols, UDP, TCP / IP, RDMA / RoCE, IPSec. and their application in high-speed data processing / networking.

Key Responsibilities :

  • Participate in ground up development of UVM environments to verify RTL at block, unit, and SoC levels
  • Develop and execute functional tests according to verification test plans
  • Instrument TB for functional and code coverage and drive to closure based on the coverage metrics
  • Collaborate with cross-functional teams like design, software, emulation and silicon validation teams towards ensuring the highest design quality

Preferred Qualifications :

  • M. S. Degree in Computer Engineering, Computer Science, or Electrical Engineering
  • 10 years of relevant experience in networking hardware verification, proven expertise in verifying 50G, 100G, 400G Ethernet MAC / PCS protocols, TCP / IP, RDMA / RoCE, IPSec. and their application in high-speed data processing / networking
  • One or more scripting languages (TCL, Python, Perl, Shell-scripting)
  • Track record of first-pass success in ASIC and Systems
  • Minimum Qualifications :

  • 10 years of experience with the following :
  • Writing code using System Verilog Language

  • Verification for complex SoCs that include multiple clock and reset domains, using VCS or equivalent simulation tools
  • Debugging fails to the line of RTL, closing out bug fixes, using Verdi or equivalent debug tools
  • Experience in ground up testbench development
  • Experience with revision control systems like Git or SVN etc.
  • B. S. Degree in Computer Engineering, Computer Science, or Electrical Engineering
  • Location : This role fully supports remote work for employees residing within the United States, with the flexibility to travel to our Chesterbrook Corporate Center located in Wayne, PA occasionally for in-person collaboration.

    We offer a competitive compensation package that includes equity, cash, and incentives, along with health and retirement benefits. Our dynamic, flexible work environment provides the opportunity to collaborate with some of the most influential names in the semiconductor industry.

    At Cornelis Networks your base salary is only one component of your comprehensive total rewards package. Your base pay will be determined by factors such as your skills, qualifications, experience, and location relative to the hiring range for the position. Depending on your role, you may also be eligible for performance-based incentives, including an annual bonus or sales incentives.

    In addition to your base pay, you'll have access to a broad range of benefits, including medical, dental, and vision coverage, as well as disability and life insurance, a dependent care flexible spending account, accidental injury insurance, and pet insurance. We also offer generous paid holidays, 401(k) with company match, and Open Time Off (OTO) for regular full-time exempt employees. Other paid time off benefits include sick time, bonding leave, and pregnancy disability leave.

    Cornelis Networks does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. Cornelis Networks is an equal opportunity employer, and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity or expression, pregnancy, age, national origin, disability status, genetic information, protected veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Senior ASIC Verification Engineer?

    Sign up to receive alerts about other jobs on the Senior ASIC Verification Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $110,730 - $135,754
    Income Estimation: 
    $128,617 - $162,576
    Income Estimation: 
    $117,033 - $148,289
    Income Estimation: 
    $110,730 - $135,754
    Income Estimation: 
    $128,617 - $162,576
    Income Estimation: 
    $117,033 - $148,289
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    Income Estimation: 
    $128,617 - $162,576
    Income Estimation: 
    $163,289 - $195,234
    Income Estimation: 
    $117,033 - $148,289
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at Cornelis Networks

    Cornelis Networks
    Hired Organization Address Wayne, PA Full Time
    Cornelis Networks delivers the world's highest performance scale-out networking solutions for AI and HPC datacenters. Ou...
    Cornelis Networks
    Hired Organization Address Chesterbrook, PA Full Time
    Job Description Job Description Salary : Cornelis Networks delivers the worlds highest performance scale-out networking ...
    Cornelis Networks
    Hired Organization Address Chesterbrook, PA Full Time
    Job Description Job Description Salary : Cornelis Networks delivers the worlds highest performance scale-out networking ...
    Cornelis Networks
    Hired Organization Address Wayne, PA Full Time
    Cornelis Networks delivers the world’s highest performance scale-out networking solutions for AI and HPC datacenters. Ou...

    Not the job you're looking for? Here are some other Senior ASIC Verification Engineer jobs in the Wayne, PA area that may be a better fit.

    ASIC Verification Engineer

    Cornelis Networks, Wayne, PA

    ASIC Design Verification Engineer

    Cornelis Networks, Wayne, PA

    AI Assistant is available now!

    Feel free to start your new journey!