Demo

Staff RTL Engineer, Ingress/Egress

Eridu AI
Saratoga, CA Full Time
POSTED ON 2/6/2025
AVAILABLE BEFORE 5/4/2025

About Eridu AI

Eridu AI is a Silicon Valley hardware startup revolutionizing AI training performance. Our innovative solutions address bottlenecks in data centers, enhancing GPU utilization, reducing training cycles, and lowering costs. Validated by AI market leaders, including hyperscalers and other large, well-known AI market participants, our technology is poised to unlock unparalleled AI performance.

The company is led by a veteran team of Silicon Valley executives and engineers with decades of experience in state-of-the-art semiconductors, systems and software, including serial entrepreneur Drew Perkins, Co-Founder of Infinera (NASDAQ : INFN, Lightera (acquired by Ciena), Gainspeed (acquired by Nokia) and Mojo Vision (the world's leading micro-LED display company and developer of the first augmented reality contact lens).

Position Overview

We are seeking an RTL Engineer to help define and implement our industry-leading Networking IC. If you're a highly motivated self-starter eager to solve real-world problems, this is a unique opportunity to shape the future of AI Networking. As part of the Design Group, you will be responsible for defining, specifying, architecting, executing, and productizing cutting-edge Networking devices.

The candidate will be part of Design Group responsible for defining, specifying, architecting, executing and productizing leading-edge Networking devices.

Responsibilities

  • Egress / Ingress Design : Design and architect solutions for high-speed networking device, focusing on latency optimization, memory management, and quality of service (QoS) support.
  • Implementation and Testing : Implement memory management designs on FPGA or ASIC platforms, ensuring compliance with industry standards and performance benchmarks. Conduct thorough testing and validation to ensure functionality and reliability.
  • Performance Optimization : Analyze and optimize memory management techniques to improve performance metrics. Collaborate with hardware and software teams to achieve optimal integration.
  • Protocol Support : Provide support for various networking protocols and standards related to input and output queues, including Ethernet.
  • Troubleshooting and Debugging : Investigate and resolve complex issues related to packet queuing, working closely with cross-functional teams, including hardware engineers, firmware developers, and system architects.
  • Documentation and Reporting : Create comprehensive documentation, including specifications, test plans, design reviews, and technical reports. Communicate findings and recommendations effectively to stakeholders.

Qualifications

  • Master's degree in Electrical Engineering (MSEE) with a minimum of 15 years of experience.
  • Proven expertise in designing and optimizing memory management algorithms and QoS mechanisms, for high-speed networking devices.
  • Solid understanding of FPGA or ASIC design methodologies, including synthesis, simulation, and verification tools (e.g., Verilog, VHDL, Synopsys, Cadence).
  • Experience with Ethernet networking protocols (e.g., IEEE 802.1Q, 802.1p, 802.1ad).
  • Knowledge of IP networking protocols; experience with TCP / UDP and related protocols is a plus.
  • Proficiency in scripting languages (Python, Perl, Tcl) for automation and tool development.
  • Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex networking issues.
  • Excellent verbal and written communication skills, with the ability to collaborate effectively in a team environment and present technical information to diverse audiences.
  • Why Join Us?

    At Eridu AI, you'll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI networking solutions, transforming data center capabilities.

    The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.

    The pay range for this role is :

    210,000 - 280,000 USD per year (San Francisco Bay Area)

    Salary : $210,000 - $280,000

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Staff RTL Engineer, Ingress/Egress?

    Sign up to receive alerts about other jobs on the Staff RTL Engineer, Ingress/Egress career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $258,641 - $455,625
    Income Estimation: 
    $884,710 - $2,266,655
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Not the job you're looking for? Here are some other Staff RTL Engineer, Ingress/Egress jobs in the Saratoga, CA area that may be a better fit.

    Staff RTL Engineer, Ethernet

    Eridu AI, Saratoga, CA

    Staff Engineer, RTL Design, Chiplet

    Tenstorrent, Santa Clara, CA

    AI Assistant is available now!

    Feel free to start your new journey!