Demo

Senior Digital Design Engineer

Ethan Alexander Group
Santa Clara, CA Full Time
POSTED ON 2/11/2025
AVAILABLE BEFORE 5/6/2025

Job Description

Job Description

Responsibilities :

As a Senior Logic Design Engineer, you will be responsible for :

  • Developing micro-architecture specification of the logic circuit from reading and comprehending the Product Requirement Document (PRD)
  • Developing the Register Transfer Level (RTL) design from the micro-architecture specification using Verilog or SystemVerilog as the HDL
  • Developing standalone testbenches to verify the RTL behavior
  • Writing and verifying SystemVerilog Assertions (SVA) for a design
  • Writing timing constraints and clock definition for synthesis and place and route tools
  • Running industry-standard synthesis tools (e.g., Genus or Design Compiler) and being able to fix the timing problems if they arise
  • Understanding various design tradeoffs including timing / area / power and knowing how to improve them
  • Reading and understanding the Static Timing Analysis (STA) reports from an industry-standard STA tool (e.g., Prime Time)
  • Cross functional interactions and communication with various teams including analog, verification, backend, system and test engineering teams
  • Post-Si bring-up, validation and debugging

Qualifications & Requirements (Education must be included) :

Minimum Requirements :

  • Masters degree in electrical engineering plus 5 years of relevant work experience in the industry
  • Excellent verbal and written communication skills in English
  • Proficient in Verilog and SystemVerilog
  • Expertise in digital logic design fundamentals such as clock divider circuits, multi-clock logic designs, CDC, FIFO, FSM, etc
  • Experience in designing mixed-signal digital logic
  • Basic understanding of Discrete time Signal Processing theory, FIR and IIR filter design
  • Solid experience in digital design flow including RTL design, synthesis, timing constraints, and STA
  • Skilled in scripting languages Perl / Tcl / Python
  • Desired Characteristics & Attributes :

    Preferred qualifications :

  • PhD in electrical / computer engineering plus 3 years of relevant industry experience
  • 2-5 years of experience in designing high-precision digital arithmetic logic and Digital Signal Processing
  • 2-5 years of experience in designing Digital Phase-Locked Loops (DPLL)
  • Experience in complex FSM design
  • Familiarity with MATLAB, Simulink or any other high-level modeling tools
  • Experience in low-power digital design flow
  • Basic understanding of the Control Theory
  • If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Senior Digital Design Engineer?

    Sign up to receive alerts about other jobs on the Senior Digital Design Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at Ethan Alexander Group

    Ethan Alexander Group
    Hired Organization Address San Diego, CA Full Time
    Required Qualifications : Master's degree and 8 years of related work experience Strong analogue circuit design skills, ...
    Ethan Alexander Group
    Hired Organization Address Irvine, CA Full Time
    DFT Engineer Responsibilities Define & document DFT requirements / Specifications for IP / Block and Chip level Execute ...
    Ethan Alexander Group
    Hired Organization Address Campbell, CA Full Time
    Digital Verification Engineer Responsibilities : Develop test plans and verification infrastructure for low-power ASIC d...
    Ethan Alexander Group
    Hired Organization Address San Francisco, CA Full Time
    Job Description Job Description ASIC Design Engineer Responsibilities : Define and bring up FPGA platforms for pre-silic...

    Not the job you're looking for? Here are some other Senior Digital Design Engineer jobs in the Santa Clara, CA area that may be a better fit.

    Senior Physical Design Engineer

    Globex Digital, Mountain View, CA

    Senior Design Verification Engineer

    Globex Digital, Sunnyvale, CA

    AI Assistant is available now!

    Feel free to start your new journey!