Demo

ASIC Design Engineer

FLIR
Goleta, CA Full Time
POSTED ON 1/17/2025
AVAILABLE BEFORE 4/17/2025

Be visionary

Teledyne Technologies Incorporated provides enabling technologies for industrial growth markets that require advanced technology and high reliability. These markets include aerospace and defense, factory automation, air and water quality environmental monitoring, electronics design and development, oceanographic research, deepwater oil and gas exploration and production, medical imaging and pharmaceutical research.

We are looking for individuals who thrive on making an impact and want the excitement of being on a team that wins.

Job Description

Analog Design Engineer : Designer in charge of architecting analog circuits for infrared focal plane arrays. Analog circuits include readout integrated circuit (ROIC) analog signal path, analog to digital converters (ADCs), and high-speed I / O. As part of the design phase determines architecture and timing from the analog input to driving all digital data off chip. Performs performance analysis including noise, power and variability. Responsible for entire analog design and support circuitry (such as biases and PLLs), from transistor level simulations, to system level analysis. Works with analog, digital and layout engineers on the same project. Presents designs and trades for peer and customer reviews. Works with test and systems engineers through characterization of final products.

Primary Duties & Responsibilities :

  • Flow down and documentation customer requirements
  • Develop IC specifications
  • Prepare written proposals and Statement of Work
  • Develop IC design concept, floor plan and performance analysis
  • Perform analog design, timing design, and detailed analog simulations
  • Perform noise analysis to predict image performance
  • Generation of IC design documentation
  • Customer interface and design review presentations
  • Adherence to detailed analog IC design process
  • Coordination with design team, including other IC designers and layout engineer
  • Responsible ensuring correct design implementation based on foundry PDK
  • Provide complete detailed final documentation to enable test engineering to develop test hardware and software to test IC as required
  • IC device test support; provide assistance (as required) to test engineering to perform test verification

Job Qualifications (Required)

  • B.S. in EE or Physics required, M.S., or PhD in EE or Physics desired
  • 5-10 years of experience in IC design
  • Circuit topology
  • Analog design for CMOS technology
  • Analog to Digital Converters
  • Schematic capture and SPICE simulation
  • Communication, collaboration and teamwork required to be a technical leader of a small design team
  • Attention to detail required to perform detailed design process
  • Written communication to document performance and design trades
  • Verbal communication and presentation skills to present designs and trades
  • Column Parallel ADC experience
  • PLL experience
  • High Speed I / O and data multiplexing experience
  • Definition of IC architecture and timing
  • Small signal analysis
  • Noise performance analysis including switched circuit noise
  • Analysis of layout parasitic effects
  • Foundry interface
  • Understanding and installing foundry PDKs
  • Tape out process
  • Testing and debugging of IC hardware
  • Customer interface
  • Communication and relationships with customer
  • Understanding customer requirements to generate IC specifications
  • Proficient in Windows and Linux operating systems
  • Proficient in MS Office (Excel, PowerPoint, Word)
  • Job Qualifications (Preferred) :

  • Experience with imaging systems and electro-optical components
  • Digital-In-Pixel ROIC (DPROIC) experience
  • IR sensor and camera system requirement experience
  • Defining Read-Out Integrated Circuit (ROIC) architecture and timing
  • Experience with ICs interfacing to bolometer IR detectors
  • Experience with ICs interfacing to photon IR detectors (InGaAs, InSb, MCT, QWIP, SLS)
  • IC floor planning
  • Cadence Virtuoso software experience
  • Coding background
  • Familiarity with Quality Systems (ISO9001)
  • Familiarity with ISO26262
  • Applicants must be either a U.S. citizen, U.S. national, legal permanent resident, asylee, refugee or must be eligible to apply for and obtain the appropriate export control license from the U.S. Departments of State or Commerce.

    Salary Range :

    139,700.00-$187,770.000

    Pay Transparency

    The anticipated salary range listed for this role is only an estimate. Actual compensation for successful candidates is carefully determined based on several factors including, but not limited to, location, education / training, work experience, key skills, and type of position.

    Teledyne and all of our employees are committed to conducting business with the highest ethical standards. We require all employees to comply with all applicable laws, regulations, rules and regulatory orders. Our reputation for honesty, integrity and high ethics is as important to us as our reputation for making innovative sensing solutions.

    Teledyne is an Equal Opportunity / Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability or veteran status, age, or any other characteristic or non-merit based factor made unlawful by federal, state, or local laws.

    J-18808-Ljbffr

    Salary : $139,700 - $187,770

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a ASIC Design Engineer?

    Sign up to receive alerts about other jobs on the ASIC Design Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $74,832 - $90,893
    Income Estimation: 
    $86,835 - $106,101
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Not the job you're looking for? Here are some other ASIC Design Engineer jobs in the Goleta, CA area that may be a better fit.

    FPGA/ASIC Verification Engineer

    PTR Global, Goleta, CA

    Civil Engineering | Engineer

    RRM Design Group, Santa Barbara, CA

    AI Assistant is available now!

    Feel free to start your new journey!