Demo

Research Intern, GenAI EDA methodology for IC Design and Verification

Futurewei Technologies, Inc.
San Jose, CA Intern
POSTED ON 1/26/2025
AVAILABLE BEFORE 2/21/2025
Description/Responsibilities

  • Play a key role in our CPU group in research of Generative AI (GenAI) methods for IC Design and Verification in EDA.
  • Survey, explore, and investigate current state of the art methods of GenAI and its usage in Electronic Design Automation (EDA) workflows.
  • Lead research in areas of GenAI methods and its usage in the RTL coding, Synthesis, and Verification process of the IC design flow.
  • Procure models and perform experiments to gather data to support evaluation of the research topics/areas.
  • Publish papers, and/or file patents on the research topics/areas.


Requirements/Qualifications

  • Proficient knowledge of GenAI, ML, and familiarity with EDA tools and working knowledge of one or more areas in RTL coding, synthesis, and/or verification.
  • Familiarity with state-of-the-art large language models (LLMs) and multi-modal GenAI architectures is a significant plus.
  • Experience conducting research in Reinforcement Learning (RL), Neural Networks, and their practical application in complex technical workflows.
  • Strong skills in experimenting with, fine-tuning, and evaluating foundation models for domain-specific EDA tasks.
  • Experience and/or previous research in one or more of the following:
  • GenAI, ML, RL, Neural Networks.
  • EDA tools for RTL design, synthesis, and/or verification.
  • Hands-on experience in research and writing papers.
  • Must be highly analytical, organized, and detailed-oriented; work independently and with a team to deliver on milestones.
  • Must have good verbal and written communication skills.
  • Prefer candidate in a PhD program.


Hourly interns pay range: $18 to $59, depending on degree-seeking academic program (PhD, Master’s, Bachelor’s, etc.), years of relevant experience, year in school, geographic location, credentials, qualifications, and other job-related factors.

Housing allowance and relocation benefit might be provided to intern candidates who meet the qualifications. Additional details on the compensation package will be provided to candidates during the interview process.

Futurewei Technologies, Inc. is proud to be an Equal Opportunity Employer.

All qualified applicants will receive consideration for employment without regard to race, color, gender, sexual orientation, gender identity or expression, religion, national origin, marital status, age, disability, veteran status, genetic information, or any other protected status under federal, state, and local laws.

Salary : $18 - $59

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Research Intern, GenAI EDA methodology for IC Design and Verification?

Sign up to receive alerts about other jobs on the Research Intern, GenAI EDA methodology for IC Design and Verification career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$102,775 - $137,396
Income Estimation: 
$153,127 - $203,425
Income Estimation: 
$139,626 - $193,276
Income Estimation: 
$164,650 - $211,440
Income Estimation: 
$130,030 - $173,363
Income Estimation: 
$130,030 - $173,363
Income Estimation: 
$194,895 - $259,743
Income Estimation: 
$192,057 - $260,440
Income Estimation: 
$249,515 - $311,938
Income Estimation: 
$155,477 - $213,492
Income Estimation: 
$68,606 - $89,684
Income Estimation: 
$88,975 - $120,741
Income Estimation: 
$68,121 - $81,836
Income Estimation: 
$71,928 - $87,026
Income Estimation: 
$125,958 - $157,570
Income Estimation: 
$82,813 - $108,410
Income Estimation: 
$120,989 - $162,093
Income Estimation: 
$74,806 - $91,633
Income Estimation: 
$71,928 - $87,026
Income Estimation: 
$145,337 - $174,569
Income Estimation: 
$102,775 - $137,396
Income Estimation: 
$153,127 - $203,425
Income Estimation: 
$139,626 - $193,276
Income Estimation: 
$164,650 - $211,440
Income Estimation: 
$130,030 - $173,363
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Futurewei Technologies, Inc.

Futurewei Technologies, Inc.
Hired Organization Address San Jose, CA Full Time
About the Job The Open Mobile Hub (OMH) Partner Engineering team collaborates with mobile and connected smart devices ec...

Not the job you're looking for? Here are some other Research Intern, GenAI EDA methodology for IC Design and Verification jobs in the San Jose, CA area that may be a better fit.

Design Verification Engineer

EDA CAREERS, (Technology Futures Inc)., Sunnyvale, CA

Design Verification Engineer

EDA CAREERS, (Technology Futures Inc)., Fremont, CA

AI Assistant is available now!

Feel free to start your new journey!