Demo

Principal Design For Test (DFT) Engineer

Indie Semiconductor
San Jose, CA Full Time
POSTED ON 4/21/2025
AVAILABLE BEFORE 5/18/2025

Overview

Do you enjoy working in a creative fast-growing entrepreneurial environment? With indie you'll never walk alone! We place high value on our teams and pursue excellence for our employees and customers!

indie is empowering the Autotech revolution with next generation automotive semiconductors and software platforms. We focus on edge sensors spanning multiple modalities including LiDAR, radar, ultrasound and vision for Advanced Driver Assistance Systems (ADAS), autonomous vehicles, connected car, user experience and electrification applications.

The Vision business unit is responsible for creating power-efficient System-on-a-Chip (SoC) ASIC devices for the automotive market.

Responsibilities

  • Architect, implement, and deploy DFT flow for ASICs designed by the Vision BU.
  • Drive the entire DFT cycle of the ASIC including but not limited to test insertion, test coverage assessment, and at-speed testing, accompanied by implementation knowledge of test pattern development, scan compression, JTAG, IJTAG, Memory BIST and Logic BIST.
  • Lead effort in fault simulation including debug and verification.
  • Taking new silicon into volume production.
  • Ability to step in and help with debugging of existing post-production ASICs.
  • Architect re-usable DFT strategies that can be used across generations of similar ASICs and possible different packaging options.
  • Interact with members of different teams like Design, Software, and Product to ensure successful deployment and support of DFT features in the ASIC.

Requirements

  • 10 years (Bachelor's 10 years, Master 5 years) of complete lifecycle experience with multiple ASICs
  • Demonstrated experience in industry standard DFT tools and methodology. Knowledge of Mentor test-tool suite a plus.
  • Be involved in synthesis of DFT features and structures. Assist in logical equivalence check between pre and post DFT netlists.
  • Create and / or modify to propagate DFT constraints for in-house and external IP and be knowledgeable with regards to DFT related Static Timing Analysis.
  • Knowledge of automation tools and scripting languages like TCL, Perl, Python etc.
  • Ability to debug DFT related issues in simulation and up to post-silicon bring-up and post-production phases.
  • Be a team player and exhibit proactive approach to design, debug, and problem solving
  • Good written and verbal communication skills
  • indie Semiconductor and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

    We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

    Concerning agencies : indie Semiconductor does not accept unsolicited resumes and will not be responsible for fees related to such.

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Principal Design For Test (DFT) Engineer?

    Sign up to receive alerts about other jobs on the Principal Design For Test (DFT) Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $224,681 - $282,794
    Income Estimation: 
    $263,733 - $380,843
    Income Estimation: 
    $90,032 - $105,965
    Income Estimation: 
    $111,859 - $131,446
    Income Estimation: 
    $110,457 - $133,106
    Income Estimation: 
    $105,809 - $128,724
    Income Estimation: 
    $122,763 - $145,698
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $88,984 - $115,784
    Income Estimation: 
    $111,369 - $141,168
    Income Estimation: 
    $117,871 - $153,580
    Income Estimation: 
    $109,939 - $144,341
    Income Estimation: 
    $114,500 - $144,633
    Income Estimation: 
    $131,745 - $167,716
    Income Estimation: 
    $150,756 - $194,140
    Income Estimation: 
    $172,191 - $221,861
    Income Estimation: 
    $114,549 - $164,025
    Income Estimation: 
    $153,752 - $200,235
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at Indie Semiconductor

    Indie Semiconductor
    Hired Organization Address Aliso Viejo, CA Full Time
    Ay Dee Kay LLC DBA indie Semiconductor has opening for Engineer, Embedded Firmware Development in Aliso Viejo, CA to des...
    Indie Semiconductor
    Hired Organization Address San Jose, CA Full Time
    Overview Do you enjoy working in a creative fast-growing entrepreneurial environment? With indie you'll never walk alone...

    Not the job you're looking for? Here are some other Principal Design For Test (DFT) Engineer jobs in the San Jose, CA area that may be a better fit.

    Principal FPGA Design Engineer

    Cadence Design Systems, San Jose, CA

    AI Assistant is available now!

    Feel free to start your new journey!