What are the responsibilities and job description for the FPGA/ASIC Verification Engineer position at Judge Group, Inc.?
Job Details
Location: Goleta, CA
Salary: $100.00 USD Hourly - $110.00 USD Hourly
Description:
Job details:
Contact:
This job and many more are available through The Judge Group. Please apply with us today!
Salary: $100.00 USD Hourly - $110.00 USD Hourly
Description:
- Title: FPGA/ASIC Verification Engineer
- Location: Hybrid, Goleta, CA
- Duration: 06 months Contract
Job details:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related
- field, or equivalent practical experience.
- 8 years of experience with verification methodologies and languages such as UVM and
- SystemVerilog.
- Experience developing and maintaining verification test benches, test cases, and test
- environments.
- Experience in all aspects of the verification life cycle, specifically, SDF and GLS simulations
- Experience in Ethernet and SPI required
Contact:
This job and many more are available through The Judge Group. Please apply with us today!
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
Salary : $100 - $110