What are the responsibilities and job description for the ASIC Implementation Engineer - Synthesis position at Lensa?
Lensa is the leading career site for job seekers at every stage of their career. Our client, META, is seeking professionals in Sunnyvale, CA. Apply via Lensa today!
Summary
Meta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications.
Required Skills
ASIC Implementation Engineer - Synthesis Responsibilities:
Minimum Qualifications:
Preferred Qualifications:
$142,000/year to $203,000/year bonus equity benefits
Industry: Internet
Equal Opportunity
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.
Summary
Meta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications.
Required Skills
ASIC Implementation Engineer - Synthesis Responsibilities:
- Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power.
- Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.
- Perform Power Estimation at RTL and Gate Level and identify power reduction opportunities.
- Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures.
- Perform RTL Lint and work with the Designers to create waivers.
- Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults.
- Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC.
- Analyze the inter-block timing and come up with IO budgets for the various partition blocks.
- Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC, Synthesis, STA, Power).
- Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks.
- Interact with Physical Design Engineers and provide them with timing/congestion feedback.
Minimum Qualifications:
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
- Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta.
- 5 Years of experience as a Front End Synthesis & Integration Engineer
- Experience with RTL Synthesis and design optimization for Power, Performance, Area.
- Knowledge of front-end and back-end ASIC tools.
- Experience with RTL design using SystemVerilog or other HDL.
- Experience managing multiple design releases and working with cross functional teams to support and debug timing, area, power issues.
- Experience with communicating across functional internal teams and vendors.
Preferred Qualifications:
- Experience in SOC Design Integration and Front-End Implementation.
- Knowledge of Physical Design flow such as Floorplanning, CTS, Routing
- Good Understanding of Timing/physical libraries, SRAM Memories.
- Knowledge of STA signoff and understanding of AOCV, POCV
- Experience with low power techniques for reducing power.
- Experience with EDA tools and scripting languages (Python, TCL) used to build tools and flows
- Experience with Design Compiler, Spyglass, PrimeTime, Formality or equivalent tools.
$142,000/year to $203,000/year bonus equity benefits
Industry: Internet
Equal Opportunity
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.
Salary : $142,000 - $203,000
