Demo

Principal Physical Design Engineer

Marvell Semiconductor, Inc.
Santa Clara, CA Full Time
POSTED ON 2/22/2025
AVAILABLE BEFORE 4/21/2025

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

As a core member of Marvell's Central Physical Design team, you will provide backend design services to Marvell's SoC groups, working across a variety of complex designs that underpin data center, server, and networking applications. This team is dedicated to achieving high-performance and low-power goals for Marvell's optical DSP and networking solutions, supporting multiple business models and targeting the forefront of data infrastructure.

What You Can Expect

In this role, you will:

  • Lead Chip-Level Physical Design: Oversee all aspects of chip-level Place and Route (PNR) activities, including floor planning, power grid design, clock tree synthesis, routing, and timing closure.
  • Perform Detailed Analysis: Conduct comprehensive timing, power, and signal integrity signoff, ensuring designs meet stringent performance and reliability standards.
  • Manage Physical Verification: Handle physical verification tasks such as DRC, LVS, and antenna checks to comply with advanced semiconductor process requirements.
  • Collaborate Across Teams: Work closely with frontend, integration, and verification teams to ensure cohesive design implementation and successful project tapeouts.
  • Develop Methodologies: Contribute to the development and refinement of physical design methodologies and flows, enhancing design efficiency and project alignment.
  • Mentor and Lead: Provide technical guidance and mentorship to junior engineers, fostering a collaborative and innovative team environment.

What We're Looking For

  • Educational Background: Bachelor's or Master's degree in Electrical Engineering, Computer Science, or a related field.
  • Professional Experience: 10 years of hands-on experience in physical design and verification, with a proven track record in chip-level PNR and successful tapeouts of complex SoC designs.
  • Technical Proficiency: Expertise in hierarchical design strategies, deep sub-micron technologies (e.g., 7nm, 5nm), and familiarity with industry-standard physical design tools such as Cadence Innovus and Synopsys IC Compiler.
  • Analytical Skills: Strong capabilities in timing analysis (e.g., Tempus, PrimeTime) and EM/IR-Drop/crosstalk analysis tools (e.g., Voltus, Celtic, PTSI).
  • Programming Skills: Proficiency in scripting languages (Makefile, Tcl, Perl) to automate and enhance design workflows.
  • Leadership Qualities: Detail-oriented, self-motivated, and effective communicator with a collaborative approach to team projects.

Expected Base Pay Range (USD)

146,850 - 220,000, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

#LI-JS22

 

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Principal Physical Design Engineer?

Sign up to receive alerts about other jobs on the Principal Physical Design Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$89,966 - $112,616
Income Estimation: 
$118,163 - $145,996
Income Estimation: 
$120,777 - $151,022
Income Estimation: 
$129,363 - $167,316
Income Estimation: 
$86,891 - $130,303
Income Estimation: 
$90,267 - $107,792
Income Estimation: 
$125,799 - $152,617
Income Estimation: 
$110,220 - $132,692
Income Estimation: 
$111,195 - $140,107
Income Estimation: 
$126,558 - $144,904
Income Estimation: 
$163,041 - $197,583
Income Estimation: 
$226,694 - $284,387
Income Estimation: 
$196,704 - $250,368
Income Estimation: 
$172,688 - $210,712
Income Estimation: 
$132,903 - $169,021
Income Estimation: 
$144,671 - $184,917
Income Estimation: 
$136,361 - $179,761
Income Estimation: 
$86,891 - $130,303

Sign up to receive alerts about other jobs with skills like those required for the Principal Physical Design Engineer.

Click the checkbox next to the jobs that you are interested in.

  • Business Requirement Gathering Skill

    • Income Estimation: $68,745 - $88,154
    • Income Estimation: $79,521 - $98,503
  • Data Mapping Skill

    • Income Estimation: $71,122 - $96,652
    • Income Estimation: $74,161 - $98,561
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Marvell Semiconductor, Inc.

Marvell Semiconductor, Inc.
Hired Organization Address Santa Clara, CA Full Time
About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connec...
Marvell Semiconductor, Inc.
Hired Organization Address Santa Clara, CA Full Time
About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connec...
Marvell Semiconductor, Inc.
Hired Organization Address Santa Clara, CA Full Time
About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connec...
Marvell Semiconductor, Inc.
Hired Organization Address Santa Clara, CA Intern
About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connec...

Not the job you're looking for? Here are some other Principal Physical Design Engineer jobs in the Santa Clara, CA area that may be a better fit.

Principal Application Engineer - Physical Design

Cadence Design Systems, San Jose, CA

Principal FPGA Design Engineer

Cadence Design Systems, San Jose, CA

AI Assistant is available now!

Feel free to start your new journey!