What are the responsibilities and job description for the Staff Engineer- FPGA RTL Developer position at Pivot + Edge?
About Macnica :
Macnica Americas, Inc. is the North American division of Macnica Fuji Electronics Holdings, Inc. a $10 billion technology solutions provider with a stronghold in semiconductor distribution. Macnica excels in customizing solutions to client requirements and leveraging skilled engineers to expedite product development without compromising outcomes for our clients.
Company perks :
15 days of vacation, plus 12 days of national holidays
40 hrs. of paid sick time off
Health, dental, and vision insurance
401 (k) with company matching
HSA / FSA
Job Summary :
We are seeking an experienced Senior RTL Engineer to join our hardware design team. This role requires a strong foundation in Verilog / SystemVerilog and C / C programming, with extensive experience in FPGA design, simulation, and optimization. The ideal candidate will be skilled in static timing analysis, FPGA constraints, and embedded system development within a Linux-based design environment. As a Senior RTL Engineer, you will work closely with cross-functional teams to develop, test, and optimize FPGA and SoC-based solutions for high-performance applications.
Responsibilities :
Develop RTL designs using Verilog and SystemVerilog for complex digital systems.
Write and integrate embedded software in C or C for hardware interaction, testing, and debugging.
Collaborate with software and firmware teams to ensure seamless integration of hardware and software components.
Constrain FPGAs for static timing analysis and optimize FPGA builds for performance, resource usage, and power efficiency.
Conduct RTL simulations to verify functionality, reliability, and timing.
Collaborate with cross-functional teams, including hardware, software, and QA, to ensure project success.
Requirements :
Ability to travel up to 10%
At least 8 years of developing RTL designs using Verilog and SystemVerilog for complex digital systems.
5 years of experience with C or C programming, preferably in embedded systems.
Proficiency in RTL simulation and verification methodologies.
Strong debugging skills for both software and hardware.
Experience with FPGA constraint setup, static timing analysis, and optimizing FPGA builds.
Proficiency with Linux-based design environments.
Design experience with FPGA-based SoCs.
Knowledge of Ethernet or packet-based networking designs for FPGA or ASIC implementations, with a deep understanding of Ethernet and IP packet processing.
Experience with video FPGA designs and video baseband interfaces such as SDI and HDMI.
Domain knowledge in Pro-AV / Broadcast or Imaging solutions is a plus
Education :
Bachelor’s or Master’s degree in Computer Science, Electrical Engineering, or related field.
Minimum 8 years of hands-on experience.
Compensation :
Pay : $113K - $165K per year, commensurate with experience and qualifications.
Keep a pulse on the job market with advanced job matching technology.
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution.
Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right.
Surveys & Data Sets
What is the career path for a Staff Engineer- FPGA RTL Developer?
Sign up to receive alerts about other jobs on the Staff Engineer- FPGA RTL Developer career path by checking the boxes next to the positions that interest you.
