Demo

Lead Design Verification Engineer

SQL Pager LLC
San Jose, CA Full Time
POSTED ON 1/21/2025
AVAILABLE BEFORE 4/21/2025

Job Description

  • Full time, direct hire role at client (semiconductor company)
  • Lead verification efforts on PCIe IPs and SoC products
  • Architect and build system and unit-level UVM verification environment
  • Work with architects to define verification strategy and execution plans
  • Review metrics and deliver task with high quality
  • Analyze Functional, Code, and Test Plan Coverage
  • Drive and participating in Code Reviews
  • Identify, drive, and develop efficiency and IP quality improvement initiatives
  • Drive root cause analysis and corrective actions for Functional bugs found in Silicon
  • Drive projects from start to the finish and conduct Design verification sign-off

Minimal Qualifications

  • Master’s degree in Electrical Engineering or related field
  • 5 years of industrial experience in Design Verification
  • Proficiency in SystemVerilog and Object-Oriented Programming
  • Experience in UVM, SVA, VIP, DPI
  • Understand verification best practices
  • Experience in PCIe protocol stack
  • Proficient scripting language in one of : Python, TCL, Shell, Perl
  • Self-motivated team worker
  • Preferred Qualifications

  • Experience of overall design verification experience in the ASIC industry
  • Experience in a design verification lead or management role
  • Strong background in the development of verification environments in System Verilog
  • Expertise in constrained random verification methodologies.
  • Formal verification experience a plus
  • Extensive experience verifying complex designs using UVM
  • Experience in CXL, AXI, AHB, USB, I2C, Ethernet
  • J-18808-Ljbffr

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Lead Design Verification Engineer?

    Sign up to receive alerts about other jobs on the Lead Design Verification Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $74,832 - $90,893
    Income Estimation: 
    $86,835 - $106,101
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at SQL Pager LLC

    SQL Pager LLC
    Hired Organization Address California, MO Full Time
    ASIC Design Verification Engineer Client Overview Our client is building the first latency optimized SoC for their indus...
    SQL Pager LLC
    Hired Organization Address Raleigh, NC Full Time
    RESPONSIBILITIES : Personally sell and lead a team that collectively achieves revenue targets, new product sales goals, ...
    SQL Pager LLC
    Hired Organization Address Fontana, CA Full Time
    This is a job at our client. Hit Apply below to send your application for consideration Ensure that your CV is up to dat...
    SQL Pager LLC
    Hired Organization Address San Francisco, CA Full Time
    Responsibilities : Do you have the right skills and experience for this role Read on to find out, and make your applicat...

    Not the job you're looking for? Here are some other Lead Design Verification Engineer jobs in the San Jose, CA area that may be a better fit.

    Design Verification Lead

    Apple, Cupertino, CA

    AI Assistant is available now!

    Feel free to start your new journey!