Demo

DFT Engineer

Technical-Link N. America
Maynard, MA Full Time
POSTED ON 1/16/2025
AVAILABLE BEFORE 4/15/2025

About the Company

Design intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G and 1T bit speed fiber optic transmission market deployed in data center, metro, long-haul and ultra-long haul telecommunication networks. This role is within our ASIC team, specifically as part of the Design for Test group.

About the Role

Your Impact

  • You will set up and implement MBIST, REPAIR, Boundary Scan, EDT, OCC and SCAN at chip and / or block level and set up pattern generation flow for Scan / ATPG & MBIST / Repair / Fuse.
  • You will work with seasoned DFT engineers to implement and verify DFT.
  • You will also interact with RTL / PD / STA / ATE, collaborating with them for a successful tape out.

Responsibilities

  • Minimum Qualification :
  • BSEE or equivalent with 8 years of experience or an MSEE or equivalent with 6 years of experience, or PHD with 3 years of experience in ASIC DFT flows and Implementation
  • Prior experience implementing scan control logic in RTL
  • Prior experience with hierarchical ATPG and core wrapping techniques, ATPG and post-silicon DVT
  • Prior experience with Synopsys / Mentor DFT tools
  • Required Skills

  • Experience with scan compression and scan partitioning
  • Experience with MemoryBIST, eFuse, Repair and yield improvement techniques
  • Experience with JTAG Boundary Scan Insertion AC / DC
  • Experience with Clocking architecture during various ATPG modes such as : Intest and Extest
  • TCL scripting experience to automate DFT flows
  • Preferred Skills

  • 225k per year
  • If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a DFT Engineer?

    Sign up to receive alerts about other jobs on the DFT Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $86,680 - $110,316
    Income Estimation: 
    $110,730 - $135,754
    Income Estimation: 
    $117,033 - $148,289
    Income Estimation: 
    $64,363 - $82,295
    Income Estimation: 
    $77,833 - $100,819
    Income Estimation: 
    $78,261 - $98,346
    Income Estimation: 
    $103,361 - $128,703
    Income Estimation: 
    $103,361 - $128,703
    Income Estimation: 
    $120,489 - $151,280
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at Technical-Link N. America

    Technical-Link N. America
    Hired Organization Address CA Full Time
    About the Company : This is a broad, all-encompassing, job description for the different Process Engineering positions w...
    Technical-Link N. America
    Hired Organization Address San Jose, CA Full Time
    Key Responsibilities Develop and execute verification plans for Ethernet PCS / PMA IPs for various speeds (100 / 200 / 4...
    Technical-Link N. America
    Hired Organization Address San Jose, CA Full Time
    Key Responsibilities Develop and execute verification plans for Ethernet PCS / PMA IPs for various speeds (100 / 200 / 4...
    Technical-Link N. America
    Hired Organization Address San Jose, CA Full Time
    Physical Design / Place and Route Engineer Responsibilities Cadence - Innovus PNR flow expertise. Experience with import...

    Not the job you're looking for? Here are some other DFT Engineer jobs in the Maynard, MA area that may be a better fit.

    Design For Debug Engineer (DFD/DFT)

    Advanced Micro Devices, Inc, Boxborough, MA

    SoC DFT Architect

    Advanced Micro Devices, Inc, Boxborough, MA

    AI Assistant is available now!

    Feel free to start your new journey!