What are the responsibilities and job description for the Design verification engineer position at Tek Labs Inc?
DV Responsibilities
- Manage complex subsystem verification with Synopsys peripherals- testbench development, coverage and validation and should be able to hit the ground running in Cadence flows
- Need to be able to handle Auto qualification needs
Cadence design....
