What are the responsibilities and job description for the Design verification engineer position at Teklabs?
DV Responsibilities Manage complex subsystem verification with Synopsys peripherals- testbench development, coverage and validation and should be able to hit the ground running in Cadence flowsNeed to be able to handle Auto qualification needsCadence design....
