Demo

Post sillicon validation engineer

Tessolve
San Jose, CA Full Time
POSTED ON 2/16/2025
AVAILABLE BEFORE 5/10/2025

Job Title : Post Sillicon Validation Engineer

Location : San Jose,CA

Company : Tessolve

About Tessolve :

Tessolve is a leading provider of engineering and R&D services for semiconductor companies, supporting the full lifecycle from design to testing. With deep expertise in IC design, test engineering, and PCB design, we partner with industry leaders to develop innovative solutions that meet today’s rapidly advancing technological demands. Tessolve operates globally, with a strong commitment to excellence and delivering high-quality solutions, making us a trusted partner in the semiconductor industry.

Post Silicon Validation Engineer

Mission : Leverage industry experience to lay the groundwork for creating a silicon validation and characterization platform with a strong focus on quality to provide the best possible devices to the datacenter and help drive future design improvements.

Responsibilities & outcomes :

  • Responsible for developing an E2E system validation test plan for the SoC including characterization
  • Collaborate with the SW teams to develop a complete suite of tests that enable maximum system level coverage for validation and characterization
  • Collaborate with the HW teams to develop the optimum solution for test validation and characterization
  • Responsible for understanding the SoC design to collaboratively work with cross functional teams to create, modify, edit tests and suggest coverage improvements
  • Responsible for supporting correlation between system and other key platforms to enable a robust production plan

Ideal candidates have / are :

  • 7 years of experience in bring up and debug of high speed and high power SoCs
  • 7 years of experience in silicon validation planning and leading a project from pre silicon planning, bring up, full SoC validation, and characterization to providing validation signoff before HVM
  • Comprehensive knowledge of Embedded software programming
  • Proficient in programming languages such as C, C , Python, TCL and Shell scripts
  • Strong protocol knowledge in I2 / I3C, SPI, UART, JTAG, and PCIe
  • Strong understanding of FPGA programming
  • Proficient in High Speed SerDes testing
  • Proficient in TCP IP, UDP, IPv4, IPv6 addressing, Ethernet, DHCP, and DNS
  • Hands on experience with high speed oscilloscopes and debugging embedded systems using logical analyzers
  • Basic understanding of how LLMs work
  • Some experience with DFT (Design For Test)
  • Experience in automation framework development using Python or any other language
  • Good knowledge of ASIC design flow and silicon FW development process
  • Flexible to adapt to a very dynamic environment and always carrying forward key improvements
  • If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Post sillicon validation engineer?

    Sign up to receive alerts about other jobs on the Post sillicon validation engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $96,211 - $107,713
    Income Estimation: 
    $115,275 - $131,105
    Income Estimation: 
    $96,211 - $107,713
    Income Estimation: 
    $115,275 - $131,105
    Income Estimation: 
    $56,898 - $76,005
    Income Estimation: 
    $96,211 - $107,713
    Income Estimation: 
    $115,275 - $131,105
    Income Estimation: 
    $135,136 - $164,847
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at Tessolve

    Tessolve
    Hired Organization Address San Jose, CA Full Time
    Role Overview : We are seeking an experienced Semiconductor Sales Manager to drive revenue growth, build and nurture cli...
    Tessolve
    Hired Organization Address San Jose, CA Full Time
    Sr. Executive – Talent Acquisition at Tessolve Tessolve is a leading semiconductor engineering solutions provider dedica...
    Tessolve
    Hired Organization Address San Jose, CA Temporary
    Mixed Signal Layout Engineer with atleast 10 years of experience. Hands-on experience in 3nm,5nm and 7nm for 3years. Goo...
    Tessolve
    Hired Organization Address Chandler, AZ Contractor
    Job Title: FPGA Location: Chandler, AZ Company: Tessolve About Tessolve: Tessolve is a leading provider of engineering a...

    Not the job you're looking for? Here are some other Post sillicon validation engineer jobs in the San Jose, CA area that may be a better fit.

    Post Silicon Validation Engineer

    Univision Technology Services Inc, San Jose, CA

    Post-Silicon Validation Engineer

    DBSI, Santa Clara, CA

    AI Assistant is available now!

    Feel free to start your new journey!