Demo

Technical Manager, Physical Design (ASIC/SoC Place & Route) (San Jose, CA)(5572)

TSMC - Taiwan Semiconductor Manufacturing Company Limited
San Jose, CA Full Time
POSTED ON 3/25/2025
AVAILABLE BEFORE 4/25/2025

Technical Manager, Physical Design (ASIC / SoC Place & Route) (San Jose, CA)(5572)

Overview of Role

Make sure to apply quickly in order to maximise your chances of being considered for an interview Read the complete job description below.

As a Physical Design Engineer, you will be responsible for the entire APR implementation flow from RTL-to-GDS that includes floorplan, place and route, CTS, STA, PDV / EMIR / Noise / SigEM cleanup and signoff on lower power SoC blocks. You will be reporting to Manager of Advanced Chip implementation team at its San Jose Design Center, San Jose, CA and joining a team of engineers dedicated to pushing the envelope for the world’s leading semiconductor company. We are currently operating in a hybrid work schedule with 4 days in office.

Responsibilities

  • Complete entire physical implementation of the block level and tapeout production chip
  • Block level floorplan with the ability to analyze the quality of the floorplan
  • Customized Clock tree structure and Place & Route
  • Implement ECOs for timing closure
  • Signal EM / Noise and PowerIR / EM analysis and fix
  • DRC / LVS / ERC / ANTENNA analysis and clean up
  • Physical verification sign off

Minimum Qualifications

  • Master’s degree in Electrical / Computer Science Engineering with 12 years of industry experience, or Bachelor’s degree in Electrical / Computer Science Engineering plus 18 years of industry experience
  • Netlist (or RTL)-GDS physical implementation experience
  • In depth knowledge of major EDA tools / design flows
  • Experience with TSMC N16 or below technology
  • Experience in block level implementation or chip integration and signoff
  • Experience in Perl / TCL language programming
  • Ability to work regularly at a Customer site in the South Bay area
  • Preferred Qualifications

  • TSMC N5 and below technology
  • Low-power implementation methodology
  • Advanced timing signoff methodology
  • Able to independently complete Netlist-GDS P&R, signoff task
  • Proven record in multi-million gate design production tapeouts
  • Company Description

    As a trusted technology and capacity provider, TSMC is driven by the desire to be :

  • The world’s leading dedicated semiconductor foundry
  • The technology leader with a strong reputation for manufacturing excellence
  • Advancing semiconductor manufacturing innovations to enable the future of technology
  • TSMC pioneered the pure-play foundry business model when it was founded in 1987 and has been the world’s leading dedicated semiconductor foundry ever since. The Company supports a thriving ecosystem of global customers and partners with the industry’s leading process technologies and a portfolio of design enablement solutions to unleash innovation for the global semiconductor industry. With global operations spanning Asia, Europe, and North America, TSMC serves as a committed corporate citizen around the world. In North America, TSMC has a strong sales and service organization that works with customers by helping them achieve silicon success with cutting-edge technologies and manufacturing excellence. The Company has continued to accelerate its R&D investment and staffing in recent years and is expanding its manufacturing footprint to support customer innovation with 3D IC technologies and optimal manufacturing capacity.

    Diversity Statement

    TSMC Technology, Inc. is committed to employing a diverse workforce and provides Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, or any other characteristic protected by applicable law.

    TSMC is an equal opportunity employer prizing diversity and inclusion. We are committed to treating all employees and applicants for employment with respect and dignity. If you require reasonable accommodation due to a disability during the application or the recruiting process, please feel free to notify us at g_accommodations@tsmc.com. TSMC confirms to all applicants its commitment to meet TSMC’s obligations under applicable employment law. Reasonable accommodations will be determined on a case-by-case basis.

    Pay Transparency Statement

    At TSMC, your base pay is only part of your overall total compensation package. At the time of this posting, this role typically pays a base salary between $129,500 and $203,500. The range displayed reflects the minimum and maximum target for new hires. Actual pay may be more or less than the posted range. Factors that influence pay include the individual's skills, qualifications, education, experience and the position level and location. TSMC’s total compensation package consists of market competitive pay, allowances, bonuses and comprehensive benefits. We also offer extensive development opportunities and programs.

    J-18808-Ljbffr

    Salary : $129,500 - $203,500

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Technical Manager, Physical Design (ASIC/SoC Place & Route) (San Jose, CA)(5572)?

    Sign up to receive alerts about other jobs on the Technical Manager, Physical Design (ASIC/SoC Place & Route) (San Jose, CA)(5572) career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $59,684 - $74,503
    Income Estimation: 
    $73,170 - $90,344
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $203,023 - $231,364
    Income Estimation: 
    $302,239 - $344,936
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at TSMC - Taiwan Semiconductor Manufacturing Company Limited

    TSMC - Taiwan Semiconductor Manufacturing Company Limited
    Hired Organization Address Camas, WA Full Time
    Experience TSMC Washington where technology leaders are constantly innovating, manufacturing to perfection, and collabor...
    TSMC - Taiwan Semiconductor Manufacturing Company Limited
    Hired Organization Address San Jose, CA Full Time
    This role operates as an Account Manager based in San Jose, CA. You will manage several product lines for key accounts, ...
    TSMC - Taiwan Semiconductor Manufacturing Company Limited
    Hired Organization Address San Jose, CA Full Time
    This role operates as an Account Manager based in San Jose, CA. You will manage several product lines for key accounts, ...
    TSMC - Taiwan Semiconductor Manufacturing Company Limited
    Hired Organization Address San Jose, CA Full Time
    TSMC North America is looking for a Corporate Counsel member to join its team at our office in San Jose, CA. The ideal c...

    Not the job you're looking for? Here are some other Technical Manager, Physical Design (ASIC/SoC Place & Route) (San Jose, CA)(5572) jobs in the San Jose, CA area that may be a better fit.

    Technical Design Account Manager

    RR Donnelley, Santa Clara, CA

    AI Assistant is available now!

    Feel free to start your new journey!