Demo

UVM/ SystemVerilog Design Verification Engineer

US Tech Solutions
San Francisco, CA Contractor
POSTED ON 1/13/2025
AVAILABLE BEFORE 2/8/2025

Duration: 6 months contract


Job Description:

· The project relates to the design and verification of a custom controller for analog components. The controller has interfaces such as SPI, Ethernet and AXI to driven the internal components and send data.


Responsibilities:

· You will develop functional verification infrastructure to ensure functional correctness of a design as well as improve the throughput of the verification effort.

· You will develop test plans for functional units and subsystems.

· You will analyze coverage from various dimensions and develop monitors and checkers for better quality assurance.

· In the final stages, you will also run GLS related simulations

· UVM/python test development for driving VIPs and other stimulus drivers

· Generation of test components such as monitors, scoreboards and python models

· Coverage closure and GLS bringup and testing


Experience:

· 8 years of experience with verification methodologies and languages such as UVM and SystemVerilog.

· Experience developing and maintaining verification testbenches, test cases, and test

· environments.

· Experience in all aspects of verification life cycle, specifically, SDF and GLS simulations

· Experience in ethernet and SPI required

· UVM/System Verilog experience 5 years (10 years preferred

· High proficiency in python

· Knowledge of general-purpose operating systems such as Linux and Android.

· Experience in assertions and formal verification preferred

· Experience in ethernet, SPI, AXI, JTAG preferred

· Experience in analog and real number modeling preferred


Skills:

· UVM (Universal Verification Methodology)

· FPGA tools

· ASIC verification knowledge

· Ethernet, PCIe

· Python or C for UVM infrastructure support


Education:

· Bachelor’s degree in electrical engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.


About US Tech Solutions:

US Tech Solutions is a global staff augmentation firm providing a wide range of talent on-demand and total workforce solutions. To know more about US Tech Solutions, please visit www.ustechsolutions.com.


US Tech Solutions is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, colour, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.


Recruiter Details:

Name: Deepak

Email: Deepak.s@ustechsolutionsinc.com

Internal Id: 25-29154

Salary : $110

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a UVM/ SystemVerilog Design Verification Engineer?

Sign up to receive alerts about other jobs on the UVM/ SystemVerilog Design Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$74,832 - $90,893
Income Estimation: 
$86,835 - $106,101
Income Estimation: 
$86,680 - $110,316
Income Estimation: 
$110,730 - $135,754
Income Estimation: 
$117,033 - $148,289
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$206,482 - $238,005
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at US Tech Solutions

US Tech Solutions
Hired Organization Address Memphis, TN Full Time
Job Title: IT Field Technician Location: Memphis,TN Duration: 6 Months Contract to Hire Responsibilities Provides on-sit...
US Tech Solutions
Hired Organization Address Andover, MA Full Time
Job description: Responsibilities Provides on-site client facing support; including installation, servicing, and repairi...
US Tech Solutions
Hired Organization Address Fort Worth, TX Full Time
Shift: 2nd shift: 3pm -11 PM 3rd shift: 11:00 PM - 7:00 AM Job Description: Involves the application of scientific and t...
US Tech Solutions
Hired Organization Address Atlanta, GA Full Time
As a VDI Infrastructure Engineer, you will be an expert in architecting, designing, installing, configuring, and maintai...

Not the job you're looking for? Here are some other UVM/ SystemVerilog Design Verification Engineer jobs in the San Francisco, CA area that may be a better fit.

UVM/ SystemVerilog Design Verification Engineer

U.S. Tech Solutions Inc., San Francisco, CA

SystemVerilog/UVM/ASIC Design Verification Engineer

IBA Infotech Inc., San Francisco, CA

AI Assistant is available now!

Feel free to start your new journey!