Demo

Design Verification Engineer - CPU Subsystem

Yoh, A Day & Zimmermann Company
Santa Clara, CA Full Time
POSTED ON 3/7/2025
AVAILABLE BEFORE 5/19/2025

Design Verification Engineer - CPU Subsystem

Looking for a Design Verification Engineer to play a key role in ensuring the quality & reliability of the companies IP solutions. Requires strong expertise in System Verilog (SV) & UVM, with a focus on developing verification environments, executing test plans, & driving functional verification at the RTL level. The ideal person would have experience with coverage analysis, UVC development, & verification of complex protocols like AXI & CHI, with additional knowledge of cache & NOC interconnect verification being a plus.

Scope :

  • Define verification plans & develop DV environments independently in System Verilog (SV) / UVM.
  • Knowledge of C is preferred.
  • Create & execute test plans to ensure the quality / reliability of the companies IP solutions.
  • Expertise in System Verilog & UVM methodologies.
  • Perform functional verification at the RTL level, including coverage analysis & improvement.
  • Develop Universal Verification Components (UVCs) from scratch.
  • Experience with Cache, NOC Interconnect verification is desirable.
  • Knowledge of bus protocols – AXI, CHI etc. are added advantage.

Required :

  • 7 years of experience in DV & verification methodologies.
  • Strong proficiency in System Verilog & UVM.
  • Ability to work independently & drive projects to completion.
  • Experience in IP development, particularly in DFD IP, is desirable.
  • Excellent problem-solving & communication skills.
  • Estimated Min Rate : $70.00

    Estimated Max Rate : $100.00

    Note : Any pay ranges displayed are estimations. Actual pay is determined by an applicant's experience, technical expertise, and other qualifications as listed in the job description. All qualified applicants are welcome to apply.

    Yoh, a Day & Zimmermann company, is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

    Visit to contact us if you are an individual with a disability and require accommodation in the application process.

    For California applicants, qualified applicants with arrest or conviction records will be considered for employment in accordance with the Los Angeles County Fair Chance Ordinance for Employers and the California Fair Chance Act. All of the material job duties described in this posting are job duties for which a criminal history may have a direct, adverse, and negative relationship potentially resulting in the withdrawal of a conditional offer of employment.

    Salary : $70 - $100

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Design Verification Engineer - CPU Subsystem?

    Sign up to receive alerts about other jobs on the Design Verification Engineer - CPU Subsystem career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $74,832 - $90,893
    Income Estimation: 
    $86,835 - $106,101
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at Yoh, A Day & Zimmermann Company

    Yoh, A Day & Zimmermann Company
    Hired Organization Address Troy, MI Full Time
    Office Administrator 1 month contract Troy, MI (Onsite) Job Description : We are looking for a fast, reliable, and detai...
    Yoh, A Day & Zimmermann Company
    Hired Organization Address Red Bank, NJ Full Time
    Deputy Controller Location : Red Bank, NJ Schedule : 4 days onsite / remote on Fridays Salary : $120,000 - $130,000 Main...
    Yoh, A Day & Zimmermann Company
    Hired Organization Address Rockwall, TX Full Time
    Data Engineer Rockwall, TX (Hybrid) Direct Hire In this role, you will be responsible for creating, maintaining, and sca...
    Yoh, A Day & Zimmermann Company
    Hired Organization Address Roanoke, TX Full Time
    DevOps Engineer (AWS) Hybrid TX NH W2 Only Hybrid Dallas TX Nashua NH area W2 Only Experience in a DevOps team developin...

    Not the job you're looking for? Here are some other Design Verification Engineer - CPU Subsystem jobs in the Santa Clara, CA area that may be a better fit.

    Design Verification Engineer - CPU Subsystem

    Yoh - A Day & Zimmerman Company, Santa Clara, CA

    Design Engineer - CPU Subsystem

    Alphawave Semi, San Jose, CA

    AI Assistant is available now!

    Feel free to start your new journey!