What are the responsibilities and job description for the SoC/ASIC Design Engineer position at zeroRISC inc.?
zeroRISC is committed to enabling trust in critical systems via transparently implemented security foundations. We embrace the use of open source technologies as a practical starting point for accessible, trustworthy, commercial engineering of secure systems. We contribute extensively to the OpenTitan open source silicon root of trust project and consider visibility a necessary precondition to building trust and reducing risk.
Want to apply Read all the information about this position below, then hit the apply button.
As a zeroRISC SoC / ASIC Design Engineer, you will be responsible for designing and delivering security-centric chips. You will develop secure silicon, including root of trust technology, utilizing and contributing to open-source implementations. You will design ASICs at top or block levels including foundational system security, stability and safety. You will collaborate to help drive products through the full ASIC development lifecycle, from architecture through tapeout and silicon validation.
Minimum Qualifications
Bachelor’s degree in Electrical Engineering or Computer Science, or a related technical field or equivalent experience
4 years of experience with architecture and design of SystemVerilog-based chips and IP blocks
Experience with design flows including lint, synthesis and timing closure (e.g. SDF)
Experience with multipower and multiclock domain designs
Preferred Qualifications
Master’s or PhD in Electrical Engineering or Computer Science, or a related technical field or equivalent experience
Knowledge of security ASICs or accelerators (e.g. cryptography accelerators or GPUs)
Knowledge of computer architecture and memory subsystem architectures
Experience designing standard components such as ALUs and caches and standard interfaces such as USB and I2C
Experience with IP block integration
Experience with UPF and power analysis and estimation
Experience with CDC and RDC
Experience with DFD, DFT, and design for verification
Experience with FPGA and emulation platforms
Experience with assertion coding
Experience with scripting languages such as Python
Responsibilities
Execute full design lifecycle from architecture definition through design sign off and post silicon validation
Design ASICs / SOCs at the chip / top or block levels
Achieve product goals by trading off functionality, performance, power, area and schedule
Write thorough design specifications
Code high quality SystemVerilog based RTL designs including engineering best practices
Participate with verification team on test plan definition, debug, and coverage closure
Collaborate with architecture, verification, physical design, test, software, system, emulation, and silicon validation teams to ensure high quality full system design functionality and implementation through the whole development process
Collaborate with engineering program managers to effectively and efficiently deliver high quality, on schedule project execution
Keep a pulse on the job market with advanced job matching technology.
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution.
Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right.
Surveys & Data Sets
What is the career path for a SoC/ASIC Design Engineer?
Sign up to receive alerts about other jobs on the SoC/ASIC Design Engineer career path by checking the boxes next to the positions that interest you.