Demo

Sr Staff/Principal Power Management Design Engineer

Array Labs Inc.
Palo Alto, CA Full Time
POSTED ON 1/26/2025
AVAILABLE BEFORE 4/24/2025

Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world.

The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogeneous mix of various subsystems like compute, memory, peripherals with high-speed interfaces, RF, sensing, power management, navigation, and controls. The focus areas of the Hardware Engineering Team can be split into Aerospace / Avionics, Electrical / Electronics (EE), and Communications / Radar engineering. As a Power Management Design Engineer in the Communications / Radar team, you will own the simulation, design, prototyping, validation, and production of the critical power management system for the radar / communication payload on our satellites. You will be collaborating with RF, communications, and radar engineers to ensure the design satisfies the stringent requirements necessary to support Array Lab’s mission objectives.

Responsibilities :

  • Translating high-level power requirements into design specifications, evaluating design trade-offs, and defining high-efficiency power management architecture.
  • Design and simulation of power supply circuits for the radar and communication subsystems.
  • Work with vendors and partners to select components for cost-optimized designs.
  • Create schematics and work closely with PCB designers to ensure proper layout for decoupling and power distribution.
  • Develop and build prototypes of (sub-)circuits for testing and evaluation.
  • Prepare comprehensive test plans and conduct thorough characterization of power management systems to validate performance.
  • Debug issues related to power management functionality and performance.
  • Collaborate with cross-functional teams, including antenna, RF, digital communication, and radar engineers, to ensure power management designs meet system-level requirements.
  • Work with contract manufacturers for mass production, testing, calibration, and integration of power management systems into our satellites.

Basic Qualifications :

  • Master’s degree in electrical engineering, semiconductor device physics, or related field.
  • 9 years of hands-on experience building, testing, and delivering power supply circuits for high-power high-volume products.
  • Strong background in analog circuit design, with a focus on switched-mode power converters and linear power regulators.
  • Experience with circuit design and simulation tools such as Cadence (Spectre), OrCAD, PSPICE, LTspice, etc.
  • Hands-on experience with common lab equipment such as power supplies, oscilloscopes, signal generators, network analyzers, and logic analyzers.
  • Experience with data analysis and programming tools such as MATLAB and / or Python.
  • Excellent teamwork, communication, and documentation skills.
  • Learns new concepts rapidly, completely, and in a self-directed manner.
  • High level of self-motivation and personal accountability.
  • Ability to work in a fast-paced environment under significant time constraints.
  • Preferred Skills and Experience :

  • Ph.D. in electrical engineering, semiconductor device physics, or a related field.
  • Experience with system power architecture.
  • Experience with high-voltage high-power semiconductors (Si / SiC / GaN) and protection circuit design.
  • Experience with design for fault tolerance and reliability.
  • Experience with battery pack design, chargers, and battery management systems (BMS) is a plus.
  • Familiarity with EMC requirements and EMI mitigation techniques relevant to power conversion systems.
  • Experience with thermal analysis and simulation tools.
  • Experience with parasitic extraction tools.
  • Experience with schematic capture and board layout using CAD tools such as Altium Designer, Allegro, ORCAD, etc.
  • Hands-on tuning skills at the bench to optimize system performance.
  • ITAR Requirements :

  • To conform to U.S. Government space technology export regulations, including the International Traffic in Arms Regulations (ITAR) you must be a U.S. citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C. 1324b(a)(3), or eligible to obtain the required authorizations from the U.S. Department of State.
  • Equal Opportunity Employer

  • Array Labs is an Equal Opportunity Employer. Employment decisions are made on the basis of merit, competence, and job qualifications and will not be influenced in any manner by gender, color, race, ethnicity, national origin, sexual orientation, religion, age, gender identity, veteran status, disability status, marital status, mental or physical disability or any other legally protected status.
  • Interview Process

    We will conduct three interviews via Zoom; the typical process takes around 2-4 weeks to complete from start to finish.

    Hiring and Compensation Strategy

    Our hiring and compensation strategy is simple :

    1) find uncommonly good people

    2) pay them uncommonly well

    You can anticipate competitive pay, with high flexibility between salary and equity-based compensation.

    Why you should join Array Labs

    Array Labs is launching a constellation of satellites to create the first high-resolution, real-time, three-dimensional model of Earth. Our next-generation satellite technology will offer image quality 60x greater than traditional techniques, profoundly expanding humanity’s ability to understand and respond to events on a global scale.

    In forging an affordable, accessible, accurate representation of Earth, our work has the potential to transform the face of dozens of fields, including autonomy, telecommunications, disaster relief, gaming, climate science, defense, and construction.

    J-18808-Ljbffr

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Sr Staff/Principal Power Management Design Engineer?

    Sign up to receive alerts about other jobs on the Sr Staff/Principal Power Management Design Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $203,023 - $231,364
    Income Estimation: 
    $302,239 - $344,936
    Income Estimation: 
    $77,212 - $88,935
    Income Estimation: 
    $101,213 - $124,848
    Income Estimation: 
    $90,267 - $107,792
    Income Estimation: 
    $90,926 - $113,495
    Income Estimation: 
    $102,148 - $116,687
    Income Estimation: 
    $90,267 - $107,792
    Income Estimation: 
    $125,799 - $152,617
    Income Estimation: 
    $110,220 - $132,692
    Income Estimation: 
    $111,195 - $140,107
    Income Estimation: 
    $126,558 - $144,904
    Income Estimation: 
    $110,220 - $132,692
    Income Estimation: 
    $151,084 - $181,738
    Income Estimation: 
    $133,507 - $160,824
    Income Estimation: 
    $136,663 - $175,160
    Income Estimation: 
    $157,953 - $182,694
    Income Estimation: 
    $133,507 - $160,824
    Income Estimation: 
    $188,927 - $229,849
    Income Estimation: 
    $163,041 - $197,583
    Income Estimation: 
    $171,178 - $212,692
    Income Estimation: 
    $188,211 - $213,397
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at Array Labs Inc.

    Array Labs Inc.
    Hired Organization Address Palo Alto, CA Intern
    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the ...
    Array Labs Inc.
    Hired Organization Address Palo Alto, CA Intern
    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the ...
    Array Labs Inc.
    Hired Organization Address Palo Alto, CA Full Time
    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the ...
    Array Labs Inc.
    Hired Organization Address Palo Alto, CA Full Time
    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the ...

    Not the job you're looking for? Here are some other Sr Staff/Principal Power Management Design Engineer jobs in the Palo Alto, CA area that may be a better fit.

    Sr/Staff/Principal Board Design Engineer

    Array Labs, Palo Alto, CA

    AI Assistant is available now!

    Feel free to start your new journey!