Demo

Sr/Staff/Principal Power Management Design Engineer

Array Labs
Palo Alto, CA Full Time
POSTED ON 1/24/2025
AVAILABLE BEFORE 3/24/2025

Array Labs is building a constellation of satellites to create the first accurate 3D map of the world. Our formation flying radar satellites offer a revolutionary new approach to Earth observation, delivering unique and unparalleled insights of our planet, and we need the help of an experienced hardware design engineer. 


The hardware engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station electronics, which spans the range of radar, communications, power management and processing subsystems.


As a power management design engineer, you will lead the definition, design, prototyping, validation, and production of critical power management systems for radar, communication, and satellite. You will be collaborating with RF, communications, and radar engineers to rapidly move from clean-sheet designs to full operational deployment in space.


In this role, you’ll help shape the design of the world’s first formation-flying radar imaging constellation, which will deliver a quantum-leap in humanity's ability to rapidly and comprehensively understand our ever-changing world. 


\n


Responsibilities:
  • Lead the end-to-end design and development of power management systems from concept to production
  • Define system architecture and component specifications for efficient power distribution and management
  • Design and simulate analog and digital circuits for power regulation, conversion, and protection, including thermal and electromagnetic compatibility (EMC) considerations
  • Perform detail design, create schematics, ensure proper layout, and work with vendors and manufacturers to deliver production hardware
  • Collaborate with cross-functional teams, including antenna, RF, digital communication, and radar engineers, to ensure power management designs meet system-level requirements
  • Work with contract manufacturers for mass production, testing, calibration and integration of power management systems into our satellites


Basic Qualifications:
  • Bachelor's degree in electrical engineering,  semiconductor device physics, or related field
  • 2 years of hands-on experience building, testing, and delivering power electronics
  • Strong background in analog circuit design, with a focus on switched-mode power converters and linear power regulators
  • Experience with circuit design and simulation tools such as Altium and LTSpice
  • Excellent teamwork, communication, and documentation skills
  • Learns new concepts rapidly, completely, and in a self-directed manner
  • High level of self-motivation and personal accountability
  • Ability to work in a fast-paced environment under significant time constraints



Preferred Skills and Experience:
  • Masters or Ph.D. in electrical engineering, semiconductor device physics, or a related field
  • 4 years of hands-on experience building, testing, and delivering power electronics
  • Experience architecting power supply systems
  • Experience with high-voltage high-power semiconductors (GaN/SiC/Si) and circuit design including fault tolerance and reliability
  • Experience with schematic capture and board layout using CAD tools such as Altium Designer, Allegro, ORCAD, etc.
  • Hands-on experience tuning and debugging power systems to optimize system performance and stability
  • Knowledge of EMC requirements and EMI mitigation techniques relevant to power conversion systems
  • Familiarity with battery pack design, chargers, and battery management systems (BMS)
  • Familiarity with thermal analysis and simulation tools


ITAR Requirements:
  • To conform to U.S. Government space technology export regulations, including the International Traffic in Arms Regulations (ITAR) you must be a U.S. citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C. 1324b(a)(3), or eligible to obtain the required authorizations from the U.S. Department of State.



Equal Opportunity Employer
  • Array Labs is an Equal Opportunity Employer. Employment decisions are made on the basis of merit, competence, and job qualifications and will not be influenced in any manner by gender, color, race, ethnicity, national origin, sexual orientation, religion, age, gender identity, veteran status, disability status, marital status, mental or physical disability or any other legally protected status.



\n

Interview Process

We will conduct three interviews via Zoom; the typical process takes around 2-4 weeks to complete from start to finish.


Hiring and Compensation Strategy

Our hiring and compensation strategy is simple:


1) find uncommonly good people

2) pay them uncommonly well


You can anticipate competitive pay, with high flexibility between salary and equity-based compensation.


Why you should join Array Labs

Array Labs is launching a constellation of satellites to create the first high-resolution, real-time, three-dimensional model of Earth. Our next-generation satellite technology will offer image quality 60x greater than traditional techniques, profoundly expanding humanity’s ability to understand and respond to events on a global scale.


In forging an affordable, accessible, accurate representation of Earth, our work has the potential to transform the face of dozens of fields, including autonomy, telecommunications, disaster relief, gaming, climate science, defense and construction.


If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Sr/Staff/Principal Power Management Design Engineer?

Sign up to receive alerts about other jobs on the Sr/Staff/Principal Power Management Design Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$203,023 - $231,364
Income Estimation: 
$302,239 - $344,936
Income Estimation: 
$77,510 - $95,546
Income Estimation: 
$101,213 - $124,848
Income Estimation: 
$90,267 - $107,792
Income Estimation: 
$90,926 - $113,495
Income Estimation: 
$102,148 - $116,687
Income Estimation: 
$90,926 - $113,495
Income Estimation: 
$125,799 - $152,617
Income Estimation: 
$110,220 - $132,692
Income Estimation: 
$111,195 - $140,107
Income Estimation: 
$126,558 - $144,904
Income Estimation: 
$111,195 - $140,107
Income Estimation: 
$151,084 - $181,738
Income Estimation: 
$133,507 - $160,824
Income Estimation: 
$136,663 - $175,160
Income Estimation: 
$157,953 - $182,694
Income Estimation: 
$136,663 - $175,160
Income Estimation: 
$188,927 - $229,849
Income Estimation: 
$163,041 - $197,583
Income Estimation: 
$171,178 - $212,692
Income Estimation: 
$188,211 - $213,397

Sign up to receive alerts about other jobs with skills like those required for the Sr/Staff/Principal Power Management Design Engineer.

Click the checkbox next to the jobs that you are interested in.

  • Circuit Design Skill

    • Income Estimation: $77,510 - $95,546
    • Income Estimation: $77,389 - $97,689
  • Computer Simulation Skill

    • Income Estimation: $72,390 - $94,155
    • Income Estimation: $77,439 - $91,585
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Array Labs

Array Labs
Hired Organization Address Palo Alto, CA Full Time
Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the ...
Array Labs
Hired Organization Address Palo Alto, CA Intern
Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the ...
Array Labs
Hired Organization Address Palo Alto, CA Intern
Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the ...
Array Labs
Hired Organization Address Palo Alto, CA Full Time
Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the ...

Not the job you're looking for? Here are some other Sr/Staff/Principal Power Management Design Engineer jobs in the Palo Alto, CA area that may be a better fit.

Sr/Staff/Principal Board Design Engineer

Array Labs, Palo Alto, CA

AI Assistant is available now!

Feel free to start your new journey!