Demo

Intern, Engineer - ASIC Design Verification (DV)

Ayar Labs
San Jose, CA Intern
POSTED ON 2/18/2025
AVAILABLE BEFORE 4/16/2025
Intern, Engineer - ASIC Design Verification (DV)
Location: San Jose, CA (onsite)
Org: Front-end Engineering, ASIC

Summary of position:
Ayar Labs, the global leader in optical I/O chiplets, is harnessing silicon photonics to revolutionize the scaling of AI compute hardware.The Application Specific Integrated Circuit (ASIC) design team owns critical parts of Ayar Labs’ optical I/O developments.

We are looking for a motivated undergraduate or graduate intern to join our ASIC team, where you will work on ASIC developments related to our electronic-photonic chiplets in the area of design verification.

Projects will be chosen to match your experience and interests, and you will be mentored by a senior engineer as you work alongside world-class engineers and scientists to help drive the optical I/O revolution.

Essential Functions:
Work on ASIC developments related to our electronic-photonic chiplets in the area of design verification.

Basic Qualifications:
  • Actively pursuing a college degree in Electrical Engineering, Computer Science or recent graduate. 
  • Experience coding in Verilog for both RTL design and verification is highly desirable.
  • Familiar with ASIC synthesis (Genus, Design Compiler) and verification (XCelium, VCS, Questa) tools.
  • Proficient in scripting or programming languages, such as TCL and Python, respectively.

Pay Range:
Bachelor's  $39.00 - $50.00
Master's    $41.00 - $55.00
PhD           $53.00 - $65.00

Note to Recruiters:
Principals only. We are not accepting resumes from recruiters for this position. Remuneration for recruiting activities is only applicable subject to a signed and executed agreement between the parties. Please don’t send candidates to Ayar Labs, and please don't contact our managers.About

Ayar Labs:
At Ayar Labs we’re about to revolutionize computing by moving data with light.  We’re unleashing processing power for artificial intelligence, high performance computing, cloud and telecommunications by removing the bottlenecks created by today’s electrical I/O -- making it possible to continue scaling computing system performance.  Ayar Labs is the first to deliver an optical I/O solution that combines in-package optical I/O chiplets and multi-wavelength remote light sources to replace traditional electrical I/O.  This silicon photonics-based I/O solution enables chips to communicate with each other across distances spanning from millimeters to kilometers, to deliver orders of magnitude improvements in latency, bandwidth density, and power consumption.

With our strong collaborations with industry leaders and government, our deep ties to MIT, UC Berkeley, University of Colorado Boulder, and Boston University, and our commitment to hiring the best engineers in photonics and electronics, joining our team gives you the opportunity to collaborate with renowned experts on challenging, paradigm-shifting work.

We are passionate about delivering in-package optical I/O at scale, leveraging the strength of our patent portfolio and our team of leading interdisciplinary experts.  We believe that deep cross-collaboration between teams facilitated by honest, open debate and a supportive culture is the best way to drive innovation and achieve big wins.  The Summer Internship Program has been an integral part of the DNA of the company since its founding in 2015, and former interns occupy leading engineering positions both at Ayar Labs today, and at a number of other leading companies in the field.  Join our team and our mission!

EEO/AA
Ayar Labs is an Affirmative Action/Equal Opportunity Employer and is strongly committed to all policies which will afford equal opportunity employment to all qualified persons without regard to age, national origin, race, ethnicity, creed, gender, disability, veteran status, or any other characteristic protected by law.

Salary : $39 - $50

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Intern, Engineer - ASIC Design Verification (DV)?

Sign up to receive alerts about other jobs on the Intern, Engineer - ASIC Design Verification (DV) career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$72,265 - $83,772
Income Estimation: 
$84,546 - $99,351
Income Estimation: 
$73,784 - $86,677
Income Estimation: 
$90,372 - $103,622
Income Estimation: 
$61,825 - $80,560
Income Estimation: 
$90,032 - $105,965
Income Estimation: 
$85,996 - $102,718
Income Estimation: 
$77,212 - $88,935
Income Estimation: 
$101,213 - $124,848
Income Estimation: 
$90,267 - $107,792
Income Estimation: 
$90,926 - $113,495
Income Estimation: 
$102,148 - $116,687
Income Estimation: 
$90,267 - $107,792
Income Estimation: 
$125,799 - $152,617
Income Estimation: 
$110,220 - $132,692
Income Estimation: 
$111,195 - $140,107
Income Estimation: 
$126,558 - $144,904
Income Estimation: 
$110,220 - $132,692
Income Estimation: 
$151,084 - $181,738
Income Estimation: 
$133,507 - $160,824
Income Estimation: 
$136,663 - $175,160
Income Estimation: 
$157,953 - $182,694
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Ayar Labs

Ayar Labs
Hired Organization Address San Jose, CA Full Time
Senior Engineer - Laser Reliability We are seeking a highly skilled and experienced Senior Reliability Engineer to join ...
Ayar Labs
Hired Organization Address San Jose, CA Intern
Intern, Analytics Engineer - Data Pillar Location: San Jose, CA (onsite) Org: IT, Data Pillar Team Summary of position: ...
Ayar Labs
Hired Organization Address San Jose, CA Intern
Intern, Architect - AI/ML Network Topology, Performance Analysis Location: San Jose, CA (onsite) Org: CTO Office, Archit...
Ayar Labs
Hired Organization Address San Jose, CA Intern
Intern, Engineer - Image Analysis and Machine Learning Location: San Jose, CA (onsite) Org: Laser Engineering Summary of...

Not the job you're looking for? Here are some other Intern, Engineer - ASIC Design Verification (DV) jobs in the San Jose, CA area that may be a better fit.

ASIC Design Verification Engineer

8613 Broadcom Corporation, San Jose, CA

ASIC/SoC Design Verification Engineer

PER International, Fremont, CA

AI Assistant is available now!

Feel free to start your new journey!