Demo

Sr. Physical Design Engineer

eTeam
Palo Alto, CA Full Time
POSTED ON 2/5/2025
AVAILABLE BEFORE 5/5/2025

Job : Sr. Physical Design Engineer

Duration : 3 Months

Location : 850 Hansen Palo Alto, California, 94304

Pay Rate : $65 / hr. W2

Job Description : As a Sr. physical design engineer, you will contribute to all design phases of physical design of high performance SoC design at both the block and subchip levels, as well as the full-chip level from RTL to GDSII. You will collaborate with the Foundry Process Engineer, SoC Architect, Microarchitecture, Packaging, Signal Integrity and Power Integrity teams to drive the overall Physical Design aspects, leading to a successful tapeout and production silicon.

Key Qualifications include (but not limited to) :

  • Extensive physical design experiences at both the block level and subchip level, as well as full-chip level is a plus.
  • Deep knowledge in physical design, including physical aware synthesis, floorplanning, clock tree implementation, routing, STA timing signoff, and chip-finishing.
  • Good knowledge of basic SoC architecture. Be able to work with Front-end design team to address timing, congestion and power issues.
  • In-Depth Knowledge of design flow from RTL to GDSII.
  • Good knowledge of EM-IR sign-off requirements.
  • Experience in using EDA tools like Client ( / Cadence) for PPA optimization.
  • Good script skills such as perl / tcl.

Responsibilities include (but not limited to) :

  • Perform subchip level and block level place and route, and close design to meeting performance, power and area.
  • Lead and Perform all aspects of full chip SoC integration activities : die size optimization, floorplanning, hard IP integration, partitioning, chip level clock planning, bump placement / RDL routing, power grid generation, full chip STA timing, DFT strategy planning, and final physical verification.
  • Good knowledge of timing analysis, power analysis, physical verification (DRC / LVS), and formal verification.
  • Working knowledge of UPF specification in Power Intent design, implementation, and verification of power gating, level shifter, and isolation.
  • Define EM-IR signoff requirements and sign-off methodology.
  • Define and support Static and Dynamic, thermal, electro-migration, peak current, di / dt, and effective resistance analysis.
  • Develop and support Chip-package-Co-Analysis (CPA) and Chip-Power-Model (CPM) on-die model for package & die co-design analysis.
  • Be an EM-IR sign-off lead with successful tape out track records.
  • Excellent hand-on experience in voltage drop analysis using redhawk or redhawk-SC.
  • Excellent hand-on experience and debugging skills of finding root cause of voltage drop and EM issues.
  • Solid background in EM-IR fundamentals, analytical aptitude and excellent attention to detail.
  • Work closely with the Foundry Engineer and Microarchitecture team to establish logic levels, Multi-Vt library mixes and choices of tracks, metal-stackup, etc.
  • Define flows through various EDA tools and write scripts for automation for floor planning, placement, routing, crosstalk avoidance, judicious usage of cell libraries and physical verification.
  • Work with the Microarchitecture, Signal Integrity, Power Integrity and Thermal team to ensure that the floorplan and the logic is designed in such a way such that the Substrate / Packaging and Board Layout and the Power Delivery comprehend the power domains, multiple voltages, power integrity requirements, power gating, specify power sequencing to eliminate leakage paths, always-on power, minimize hot-spots, etc.
  • Design the floorplan to ensure that the power distribution for the chip for the various voltage domains is consistent with the bump and bump-ball map to ensure power integrity (i.e., minimize voltage droop, utilization of local LDOs) and signal integrity (e.g., aggressor nets).
  • Ensure that the clocking architecture is robust and meets the timing requirements - i.e., well versed in Clock Tree Synthesis, Static Timing Analysis, Timing closure methodologies, Clock gating, reference clocks, PLL placement, clock muxing, etc.
  • Well versed in parasitic extraction, LVS / DRC and other verification checks - Physical, Power, Post-Layout Timing.
  • Other Qualifications :

  • At least 15-20 years of experience in the chip industry with a track record of delivering silicon into volume production across multiple technology generations.
  • Proven track record of SoC definition of complex SoCs over multiple technology generations.
  • BS / MS / PhD in Electrical and Computer Engineering with Client on Computer Architecture.
  • Experienced in CPU Architecture - preferably Instruction Decode or Execution Units.
  • Experience in Multi SoC systems is a plus.
  • Knowledge of Machine Learning Algorithms (e.g., Convolutional Neural Networks) is a huge plus.
  • Exhibits the right teamwork and leadership qualities backed up with references.
  • Seniority level

    Mid-Senior level

    Employment type

    Contract

    Job function

    Engineering and Information Technology

    Industries

    Motor Vehicle Manufacturing

    J-18808-Ljbffr

    Salary : $65

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Sr. Physical Design Engineer?

    Sign up to receive alerts about other jobs on the Sr. Physical Design Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at eTeam

    eTeam
    Hired Organization Address Salt Lake, UT Full Time
    Job Title : Quality Inspector I Location : 4455 Atherton Drive, Salt Lake City, UT 84123 Duration : 12 Months Shift : (1...
    eTeam
    Hired Organization Address Johnston, IA Temporary
    Job Title : Credit and Collection Analyst II / Customer Account Specialist Location : Johnston, IA 50131 Duration : 12 M...
    eTeam
    Hired Organization Address Beaverton, OR Full Time
    Job Title : SharePoint Website Developer 2 Location : Beaverton, OR 97005 Duration : 6 months Responsibilities : Design ...
    eTeam
    Hired Organization Address Minneapolis, MN Contractor
    Title: User Experience Designer Location: Minneapolis MN, 55402 Hybrid position -- 3 days in office 2 days remote Durati...

    Not the job you're looking for? Here are some other Sr. Physical Design Engineer jobs in the Palo Alto, CA area that may be a better fit.

    Sr. Physical Design Engineer

    Belcan Corporation, Palo Alto, CA

    Sr. Physical Design Engineer

    Tripod Networking, San Jose, CA

    AI Assistant is available now!

    Feel free to start your new journey!