Demo

Lead, FPGA Design Engineer - Technical Lead (Secret Security Clearance)

Harris Geospatial Solutions
San Diego, CA Full Time
POSTED ON 1/17/2025
AVAILABLE BEFORE 4/16/2025

Job Title : Lead, FPGA Design Engineer - Technical Lead (Secret Clearance)

Is your CV ready If so, and you are confident this is the role for you, make sure to apply asap.

Job Code : 19736

Job Location : San Diego, CA

Work Schedule : On-site 9 / 80 (Every other Friday off!)

Relocation : Relocation assistance is available to qualified applicants!

Job Description :

This self-motivated individual will help lead a team to develop FPGA Firmware in the Space & Airborne Systems (SAS) Segment of L3Harris. The SAS Segment provides critical mission solutions for space and airborne domains with defense, intelligence, and commercial applications. As an FPGA design engineer, you will be directly involved in the design, integration, and test of advanced satellite communication links, digital telemetry, signal processing, and encryption technology.

Essential Functions :

  • Support proposal efforts in the estimation and planning of end-to-end FPGA development.
  • Decompose and allocate system and box-level requirements to FPGA requirements and specifications.
  • Architect solutions against requirements and implement those solutions in various FPGA technologies or platforms.
  • Lead small teams of engineers in executing FPGA development of highly reliable and robust FPGA designs.
  • Follow, enforce, and refine consistent firmware development processes across FPGA designs.
  • Develop HDL code for module and top level and generate appropriate testbench and verification environments.
  • Map FPGA simulation work products to system-level requirements and capabilities.
  • Synthesize designs to targeted technologies and perform constraint driven place and route and analysis.
  • Develop FPGA simulations to verify performance and requirements, then integrate and test the FPGA on the circuit card assembly.
  • Present and review technical designs internally and customer facing.

Qualifications :

  • Bachelor's of Science degree in Electrical / Computer Engineering and 9 or more years of professional experience with firmware development, or a Graduate Degree with a minimum of 7 years relevant firmware experience. In lieu of a degree, minimum of 13 years of prior related experience.
  • Active Secret security clearance.
  • Experience with VHDL, the FPGA design process, and the tools used to design and verify FPGA designs.
  • Experience building FPGAs with difficult timing and / or difficult routing constraints.
  • Experience with standard lab equipment, including oscilloscopes, logic analyzers, and signal generators.
  • Preferred Additional Skills :

  • Active Top Secret security clearance.
  • Experience with digital encryption schemes, HAIPE experience a plus.
  • Experience with 1553B, SpaceWire, XAUI, JESD204, I2C, SPI interfaces.
  • Experience with implementing Ethernet.
  • Experience with Xilinx and Microsemi development tools.
  • Experience with high speed processing.
  • Experience with UVM and System Verilog.
  • In compliance with pay transparency requirements, the salary range for this role is $125,000.00 - $232,000.00. This is not a guarantee of compensation or salary, as final offer amount may vary based on factors including but not limited to experience and geographic location. L3Harris also offers a variety of benefits, including health and disability insurance, 401(k) match, flexible spending accounts, EAP, education assistance, parental leave, paid time off, and company-paid holidays. The specific programs and options available to an employee may vary depending on date of hire, schedule type, and the applicability of collective bargaining agreements.

    J-18808-Ljbffr

    Salary : $125,000 - $232,000

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Lead, FPGA Design Engineer - Technical Lead (Secret Security Clearance)?

    Sign up to receive alerts about other jobs on the Lead, FPGA Design Engineer - Technical Lead (Secret Security Clearance) career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $81,561 - $110,340
    Income Estimation: 
    $91,204 - $122,222
    Income Estimation: 
    $86,835 - $106,101
    Income Estimation: 
    $110,316 - $137,631
    Income Estimation: 
    $137,294 - $170,650
    Income Estimation: 
    $170,210 - $214,735
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Not the job you're looking for? Here are some other Lead, FPGA Design Engineer - Technical Lead (Secret Security Clearance) jobs in the San Diego, CA area that may be a better fit.

    Lead FPGA Design Engineer

    Epsilon Systems, San Diego, CA

    Lead FPGA Design Engineer

    Connexzia, Carlsbad, CA

    AI Assistant is available now!

    Feel free to start your new journey!