Demo

Lead Design Verification

Mirafra Technologies
San Jose, CA Full Time
POSTED ON 1/17/2025
AVAILABLE BEFORE 4/15/2025

Design Verification / Responsibilities :

  • Develop verification methodology and testbenches for digital and mixed-signal blocks
  • Test plan, coverage analysis and closure for parallel link and SerDes IP blocks and on-chip interconnects

Basic Qualifications :

  • BS, MS in Electrical Engineering, Computer Engineering, or related fields
  • Experience :
  • Local US lead is expected to have 10 years of work experience in ASIC design verification
  • Other engineers expected to have 2 to 5 years of work or academic experience in ASIC design verification
  • History of assuming responsibility for a variety of technical tasks and completing projects independently
  • Proficient in System Verilog, UVM testbench development for design verification of complex digital and PHY blocks (in AMS and WREAL modeling verification)
  • Proficient in pre-synthesis, and post- place-and-route functional verification (NCSIM, VCS,
  • ModelSim)
  • Proficient in scripting or programming languages
  • Experience working with version control software, such as Git
  • Preferred Qualifications :

  • Experience working on digital designs with multiple clock domains and clock dividers
  • Experience in verification of SerDes IP block interfaces in a complex SoC fabric environment
  • Experience in verification of the PCS, PMA SerDes layers and internal SerDes digital backends
  • Experience with verification of HBM memory interfaces (PHY and controller)
  • Experience in formal model equivalence checking tools and verification methodology
  • Programming experience in Python

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Lead Design Verification?

    Sign up to receive alerts about other jobs on the Lead Design Verification career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $77,058 - $96,345
    Income Estimation: 
    $95,811 - $119,538
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Job openings at Mirafra Technologies

    Mirafra Technologies
    Hired Organization Address San Jose, CA Full Time
    STA Engineers We are seeking a skilled CPU / System Benchmarking Engineer with a minimum of 4 years of experience in ben...
    Mirafra Technologies
    Hired Organization Address San Jose, CA Full Time
    Responsibilities : Collaborate with design, verification, and integration engineers to define memory controller and PHY ...
    Mirafra Technologies
    Hired Organization Address San Jose, CA Full Time
    Need Design Verification Engineers for AI acceleration. Skills : Pcie, HBM, Ethernet Min 4 direct experience in any of -...

    Not the job you're looking for? Here are some other Lead Design Verification jobs in the San Jose, CA area that may be a better fit.

    Design Verification Lead

    Apple, Cupertino, CA

    Lead Design Verification Engineer

    SQL Pager LLC, San Jose, CA

    AI Assistant is available now!

    Feel free to start your new journey!