Demo

Senior RTL Design Engineer

Pace Engineering Recruiters
San Jose, CA Full Time
POSTED ON 1/20/2025
AVAILABLE BEFORE 4/20/2025

About the Role

We are seeking a talented and motivated ASIC RTL Design Engineer to join our cutting-edge development team. As an RTL Design Engineer, you will play a critical role in designing and implementing the digital logic for high-performance ASIC products. You will work closely with cross-functional teams, including architecture, verification, and physical design, to deliver robust, efficient, and high-quality designs.

Key Responsibilities

  • RTL Design : Create high-quality Register Transfer Level (RTL) code using Verilog or SystemVerilog based on architectural specifications.
  • Micro-architecture Development : Define and document micro-architecture specifications and ensure they align with system requirements.
  • Integration : Integrate design components into larger subsystems and verify their functionality.
  • Optimization : Optimize designs for performance, power, and area (PPA) while meeting timing constraints.
  • Collaboration : Work closely with verification teams to ensure designs meet functional requirements and participate in debug efforts.
  • Synthesis and Timing Analysis : Collaborate with physical design teams to support synthesis, static timing analysis, and design closure.
  • Documentation : Maintain detailed documentation of design specifications, architecture, and methodologies.

Qualifications

Required Skills and Experience :

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • years of experience in ASIC RTL design and development.
  • Proficiency in Verilog and SystemVerilog for RTL design.
  • Strong understanding of digital design concepts, including pipelining, clock-domain crossing, and low-power design techniques.
  • Experience with synthesis tools (e.g., Synopsys Design Compiler , Cadence Genus ).
  • Familiarity with static timing analysis (STA) and timing closure processes.
  • Knowledge of debugging tools and methodologies.
  • Solid understanding of design for test (DFT) concepts.
  • If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a Senior RTL Design Engineer?

    Sign up to receive alerts about other jobs on the Senior RTL Design Engineer career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $171,024 - $193,943
    Income Estimation: 
    $206,482 - $238,005
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Not the job you're looking for? Here are some other Senior RTL Design Engineer jobs in the San Jose, CA area that may be a better fit.

    RTL Design Engineer - Senior

    TekWissen, Santa Clara, CA

    DSP or Serdes RTL Senior Principal Digital Design Engineer

    Cadence Design Systems, San Jose, CA

    AI Assistant is available now!

    Feel free to start your new journey!