Demo

ASIC Design Engineer (IP)

SK hynix memory solutions America
San Jose, CA Full Time
POSTED ON 2/8/2025
AVAILABLE BEFORE 5/3/2025

SK hynix memory solutions America Inc. (SKHMS America) provides industry-leading controller hardware, advanced flash management systems, and firmware for NAND and post 2D-NAND based storage solutions spanning Enterprise, Client and Mobile market segments. We are part of the world's top tier semiconductor supplier, SK hynix, offering Dynamic Random Access Memory chips (DRAM), Flash memory chips (NAND Flash) and CMOS Image Sensor (CIS) for a wide range of distinguished customers globally.

Job Description

RTL design for enterprise SSD controller IPs. Collaborate with DV engineers and system validation engineers to ensure design quality. Enable advanced features in leading-edge eSSD controller with FW engineers and system engineers. Drive eSSD technology further with a group of smart, motivated and open-minded engineers.

Responsibility

  • RTL design and define micro-architecture according to system requirements including performance, power, area, testability and reliability
  • Provide technical documents for all aspects of design with intended readers as architects, design engineers, design verification engineers, system validation engineers, and firmware engineers
  • Support DV engineers at block level and top level to ensure design quality
  • Support design integration activities including Lint, CDC, synthesis and ECO.
  • Failure analysis in post-silicon validation
  • Evaluate design performance by architectural analysis and / or simulation

Qualifications

  • Strong logic design skill in RTL Verilog and experience from concept to tape-out is required
  • Expertise in any of the following fields is desired : NVMe, PCIe, NAND I / F, write / read datapath, ECC, data reliability algorithm, compression, CPU, AMBA or Network Interconnect
  • Experience of UVM verification methodology, regression system, and FPGA / Emulator validation methodology is desired
  • Understanding of SoC design flow - synthesis, ECO, DFT, floor planning, timing analysis, power analysis, and lower power design is desired
  • Proficiency in scripting language Python / Perl / Tcl / shell is desired
  • Expertise in system architecture for performance evaluation and optimization is desired for senior roles
  • BS / MS in Electrical Engineering with 5 years of experience in ASIC design
  • SK hynix memory solutions America Inc. offers you the opportunity to apply your skills to exciting projects while working with innovative teams. Our compensation package is complimented by a generous benefits package including medical, dental, vision, life insurance and a company 401(k) match, as well as cafeteria, onsite gym and much more. If you are motivated by technical challenges, we offer a collaborative work environment that encourages career growth.

    If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
    Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

    What is the career path for a ASIC Design Engineer (IP)?

    Sign up to receive alerts about other jobs on the ASIC Design Engineer (IP) career path by checking the boxes next to the positions that interest you.
    Income Estimation: 
    $74,832 - $90,893
    Income Estimation: 
    $86,835 - $106,101
    Income Estimation: 
    $77,439 - $91,585
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $104,754 - $125,215
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $203,023 - $231,364
    Income Estimation: 
    $302,239 - $344,936
    Income Estimation: 
    $134,206 - $155,125
    Income Estimation: 
    $171,024 - $193,943
    View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

    Not the job you're looking for? Here are some other ASIC Design Engineer (IP) jobs in the San Jose, CA area that may be a better fit.

    Senior ASIC Design Engineer

    Cepton, San Jose, CA

    ASIC Engineer, Physical Design

    Meta Inc, Sunnyvale, CA

    AI Assistant is available now!

    Feel free to start your new journey!