Demo

FPGA DesignVerification Engineer

Trispoke managed services
Denver, CO Full Time
POSTED ON 3/1/2025
AVAILABLE BEFORE 5/22/2025

Title : FPGA Design / Verification Engineer

Rate : $80.00 / hr $110.00 / hr on W2

Location : SunnyvaleCA OR DenverCO (Onsite)

Job ID : 170401

Shift : 4 / 101st Shift

Duration : 12 months contract to hire position.

US Citizenship required.

Note : You will need to be available to be in office at least 1 day a week more depending on program need therefore the candidates must be local to either Sunnyvale CA or Denver CO

Job Description :

Seeking a wellrounded Release Engineer who excels in release process; Contract Deliverable Requirements List (CDRL) Subcontract Deliverable Requirements List (SDRL) Statement of Work (SOW) release cycles schedule document management and tracking as well as data collection infrastructure and analysis. The ideal candidate will have experience or be familiar with frontend ASIC or FPGA processes tools development lifecycle and risks.

YOU WILL :

Collaborate with Technical Leaders in the development and review of CDRL items

Reviewing the contract Statement of Work and evaluating all required CDRLs are relevant to FPGA

Reviewing the applicable CDRLs to determining the frequency of release and creating a schedule for CDRL deliveries to ensure that they are tracking to ontime release

Working closely with Data Management (DM) to ensure that our schedules for upcoming CDRL releases are synchronized and that CDRLs are released on time adjudicated by the customer and by key stakeholder comments

Work with FPGA Technical Leads to ensure awareness of upcoming CDRL releases and tracking of the same

Ensure that the CDRL documents match the required Data Item Description (DID) requirements for content and format

Work with the Integrated Product Team (IPT) schedule to ensure that the CDRLs are also correct in the Integrated Master Schedule (IMS)

Report CDRL metrics and upcoming CDRL deliverables at the weekly Leader meetings

Place the FPGA documents into document management and track the approvals to ensure that they are done in a timely manner

For FPGA releases ensure that the CDRL contents are met with the FPGA release that the Circuitware is delivered to the customer on time and that all CDRL coordination is done with DM

Prepare CDRL and file release metrics and projections for analysis by Technical Leads and Management

Assist with proposal creation leveraging data from past projects

Set up development and release tracking infrastructure for the development team to ensure consistency and completeness

Communicate well with ASIC / FPGA engineers Technical Leads and Managers understanding the vernacular and lifecycle of semiconductor development.

YOU WILL TYPICALLY HAVE :

5 years of professional experience.

Willing and able to obtain and maintain a DoD Secret clearance thus you are a US Citizen.

Basic Qualifications :

Bachelor of Science or higher from an accredited college in Electrical Engineering Computer Science Computer Engineering or equivalent experience / combined education.

2 years of professional engineering experience

1 year of experience in design debug and / or verification of ASICs or FPGAs

Understand industry standard versioning schemes (e.g. Semantic Versioning)

Understand source control (e.g. Git Subversion) and build management (e.g. GitLab Releases Nexus Artifactory)

Linux

Desired skills :

Demonstrated selfstarter and voracious learner with high Social skills

Microsoft Office

Microsoft Project

Atlassian Jira

Ability to obtain a TS / SCI clearance

Python SQL

And above link for more jobs.

jobsearch #jobhunt #jobseeker #jobopening #jobopportunities #nowhiring #hiring

Key Skills

Environment,Feed,Interventional Radiology,Engineering,Data Warehousing

Employment Type : Full Time

Vacancy : 1

Salary : $80 - $110

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a FPGA DesignVerification Engineer?

Sign up to receive alerts about other jobs on the FPGA DesignVerification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$77,439 - $91,585
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$66,754 - $80,675
Income Estimation: 
$87,561 - $108,720
Income Estimation: 
$87,561 - $108,720
Income Estimation: 
$113,816 - $140,887
Income Estimation: 
$113,816 - $140,887
Income Estimation: 
$136,216 - $164,954
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Trispoke managed services

Trispoke managed services
Hired Organization Address Orlando, FL Temporary
Job Title : Training & Development professional Job Duration : 12 Months Contract on W2 Job Location : Orlando FL Note :...
Trispoke managed services
Hired Organization Address Mount Vernon, WA Temporary
Title : Packaging Machine Operator Location : Mount Vernon Ohio 43050(Onsite) Pay : $18.50 / hr on W2! Duration : 12 mon...
Trispoke managed services
Hired Organization Address King of Prussia, PA Full Time
Job Description Job Description Description : Battery Engineer This Battery Engineer will be responsible for the design,...
Trispoke managed services
Hired Organization Address Troy, AL Temporary
Title : Quality Assurance Engineer Rate : $35.00 / hr $50.00 / hr on W2 Location : Troy AL (ONSITE) Duration : 12 months...

Not the job you're looking for? Here are some other FPGA DesignVerification Engineer jobs in the Denver, CO area that may be a better fit.

Senior FPGA Design Engineer

BAE Systems, Westminster, CO

FPGA Design Engineer II

BAE Systems, Westminster, CO

AI Assistant is available now!

Feel free to start your new journey!