Job Posting for Sr/ IC Design Engineer (Physical Design) at ETHOS TECH ONE PTE. LTD.
Job Description
Design and Develop ICs using leading EDA software; work on RTL to GDS, including synthesis, layout, floor planning, placement, clock tree insertion and routing.
Responsible for GDS validation like DRC/LVS, timing closure sign-off, scan, validation etc.
Design, implement and maintain synthesis, DFT and Static Timing Analysis scripts using best-in-class methodologies.
Work closely with other groups like Analog Design, Systems, Applications and Production in determining architecture and specification of the products.
Job Requirements
Bachelor/Masters Degree in Electronics/Electrical/Computer Engineering with min 1 year experience
Good experience and knowledge in design flow from Netlist to GDS, Synthesis, layout, Floor Planning, route , STA, CTS, RC Extraction and correlation
Static timing analysis, power and noise analysis and back-end verification across multiple projects.
Proficient with backend design EDA tools, Synopsys ICC2 preferred
Successfully track records of taping out complex SOC
Working knowledge of deep sub-micron routing issues as they relate to power and timing.
Proficiency using Perl and TCL
Self-motivated team worker, good verbal and written communication skills
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution.
Compensation Planning
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles
Skills Library