10 Design Verification Engineer Jobs in Waltham, MA

SORT BY

SET JOB ALERT

OFF

Details...

Mixed Signal Circuit Design Engineer

Apple

Waltham, MA | Full Time

$67k-89k (estimate)

1 Day Ago

Electronics Design Engineer

GCR Technical Staffing

Waltham, MA | Full Time

$118k-145k (estimate)

Just Posted

Digital Design Methodology Engineer

Apple

Waltham, MA | Full Time

$92k-108k (estimate)

4 Days Ago

Design Verification Engineer

Apple

Waltham, MA | Full Time

$82k-98k (estimate)

7 Days Ago

RTL Design Engineer

Apple

Waltham, MA | Full Time

$155k-176k (estimate)

1 Week Ago

Engineer, Electrical Planning and Design

National Grid

Waltham, MA | Full Time

$115k-137k (estimate)

10 Months Ago

RTL Design Engineer

Apple

Waltham, MA | Full Time

$169k-192k (estimate)

1 Month Ago

Lead Engineer, Electrical Planning and Design

National Grid

Waltham, MA | Full Time

$115k-137k (estimate)

10 Months Ago

SoC Physical Design Engineer, PnR

Apple

Waltham, MA | Full Time

$98k-119k (estimate)

1 Month Ago

SoC Physical Design Engineer, STA/Timing

Apple

Waltham, MA | Full Time

$129k-154k (estimate)

1 Month Ago

Design Verification Engineer

Apple Waltham, MA

Apply

$82k-98k (estimate)

Full Time | Retail 7 Days Ago

Save

Apple is Hiring a Design Verification Engineer Near Waltham, MA

Summary

Posted: Jun 17, 2024

Role Number:200555833

At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a visionary and unusually talented design verification engineer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. Do your life’s best work here at Apple! This role is for a DV engineer who will enable bug-free first silicon for the IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.

Description

In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are expected to: Develop detailed test and coverage plans based on the micro-architecture. Develop verification methodology suitable for the IP, ensuring scalable and portable environment. Develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage. Develop verification plans for all features under your care. Execute verification plans, including design bring-up, DV environment bring-up, regression enabling for all features under your care, debug of the test failures. Develop block, IP and SoC level test-benches. Track and report DV progress using a variety of metrics, including bugs and coverage. Develop IP simulation environment, and work closely with analog team to ensure overall bug-free IP designs.

Minimum Qualifications

BS degree in technical discipline.

Key Qualifications

Preferred Qualifications

Good working knowledge of System Verilog test-bench language and UVM
Proven experience developing scalable and portable test-benches
Proven experience with verification methodologies and tools such as simulators, waveform viewers, build/run automation, coverage collection, gate level simulations
Experience with IP verification methodology
In lieu of UVM knowledge, C/C expert knowledge
Significant experience with DDR PHY/Controller and/or High Speed SerDes
Deep knowledge of one of the scripting languages: Python, Perl, TCL
Knowledge of formal verification methodology a plus
Knowledge of UPF definitely a plus

Education & Experience

Additional Requirements

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

Job Summary

JOB TYPE

Full Time

INDUSTRY

Retail

SALARY

$82k-98k (estimate)

POST DATE

06/19/2024

EXPIRATION DATE

08/18/2024

WEBSITE

applegroup.com

HEADQUARTERS

JONESBORO, AR

SIZE

25 - 50

FOUNDED

1993

TYPE

Private

CEO

MARY MARGARET SCHOLTENS

REVENUE

<$5M

INDUSTRY

Retail

Related Companies

About Apple

Apple Group provides embroidery and screen printing.

CPU Implementation Feasibility Engineer

Apple

Full Time

$103k-125k (estimate)

Just Posted

AIML - Sr Engineering Program Manager, Machine Learning FM

Apple

Full Time

$143k-191k (estimate)

Just Posted

Store leader

Apple

Full Time

$48k-70k (estimate)

Just Posted

The following is the career advancement route for Design Verification Engineer positions, which can be used as a reference in future career path planning. As a Design Verification Engineer, it can be promoted into senior positions as a Product Design Engineer II that are expected to handle more key tasks, people in this role will get a higher salary paid than an ordinary Design Verification Engineer. You can explore the career advancement for a Design Verification Engineer below and select your interested title to get hiring information.