Recent Searches

You haven't searched anything yet.

8 asic engineer design verification Jobs in boise, id

Idaho State Job Bank
Boise, ID | Full Time
$85k-101k (estimate)
7 Days Ago
Idaho State Job Bank
Boise, ID | Full Time
$67k-81k (estimate)
Just Posted
Idaho State Job Bank
Boise, ID | Full Time
$78k-92k (estimate)
Just Posted
Marvell Technology
Boise, ID | Full Time
$127k-151k (estimate)
6 Days Ago
Marvell Technology
Boise, ID | Full Time
$73k-87k (estimate)
3 Months Ago
Amazon
Boise, ID | Full Time
$111k-124k (estimate)
1 Day Ago
Amazon Lab126
Boise, ID | Full Time
$128k-143k (estimate)
2 Days Ago
CPU Design Verification Engineer
Apply
$85k-101k (estimate)
Full Time 7 Days Ago
Save

Idaho State Job Bank is Hiring a CPU Design Verification Engineer Near Boise, ID

CPU Design Verification Engineer at Intel in Boise, Idaho, United States Job Description Job Description Develops pre-Silicon functional validation tests to verify system will meet design requirements. Creates test plans for RTL validation, defining and running system simulation models, and finding and implementing corrective measures for failing RTL tests. Analyzes and uses results to modify testing. Qualifications You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications Master's in computer engineering or electrical Engineering or STEM related degree OR a bachelor's in computer engineering or electrical engineering or STEM related degree plus 1 years of relevant work experience. Work experience in one or more of the following areas preferred, but not required. Computer architecture knowledge, including specific areas of technical ownership/expertise relevant to CPUs. Experience with a hardware modeling language, such as Verilog, VHDL, or System Verilog and industry standard logic simulation tools Validation environment development in C , Verilog, System Verilog UVM/OVM Validation and debug experience including test writing/generation, checker development, coverage analysis, failure debug, root cause analysis Assembly language programming, code generation, or other low-level software experience. Strong programming experience in at least one language: C/C , Perl, Python, etc. Preferred Qualifications: Knowledge of Intel Architecture ISA and system architecture, x86 assembly language. Familiarity with software validation, including microcode, firmware, etc. Experience in post-silicon debug and analysis Intel or industry experience in micro-architecture, design or verification of CPU cores Inside this Business Group In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel's products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore's Law and groundbreaking innovations. DEG is Intel's engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner. Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here. (Working Model This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs. To view full details and how to apply, please login or create a Job Seeker account

Job Summary

JOB TYPE

Full Time

SALARY

$85k-101k (estimate)

POST DATE

09/08/2024

EXPIRATION DATE

09/27/2024

Show more

Idaho State Job Bank
Full Time
$70k-97k (estimate)
1 Day Ago
Idaho State Job Bank
Full Time
$70k-97k (estimate)
1 Day Ago
Idaho State Job Bank
Full Time
$58k-81k (estimate)
6 Days Ago