Recent Searches

You haven't searched anything yet.

14 Hardware Applications Principal Engineer Jobs in Santa Clara, CA

SET JOB ALERT
Details...
Aptuity Solutions, Inc
Santa Clara, CA | Full Time
$115k-139k (estimate)
4 Days Ago
instant serve llc
Santa Clara, CA | Full Time
$133k-156k (estimate)
6 Days Ago
IDR Healthcare
Santa Clara, CA | Full Time
$133k-156k (estimate)
3 Days Ago
IDR, Inc.
Santa Clara, CA | Full Time
$133k-156k (estimate)
6 Days Ago
TalentPlug LLC
Santa Clara, CA | Full Time
$133k-156k (estimate)
1 Week Ago
Marvell Semiconductor, Inc.
Santa Clara, CA | Full Time
$115k-136k (estimate)
6 Months Ago
IDR, Inc.
Santa Clara, CA | Full Time
$133k-156k (estimate)
1 Week Ago
Marvell Semiconductor, Inc.
Santa Clara, CA | Full Time
$127k-153k (estimate)
2 Months Ago
MACOM Technology Solutions Holdings, Inc.
Santa Clara, CA | Full Time
$112k-140k (estimate)
3 Months Ago
Astera Labs
Santa Clara, CA | Full Time
$174k-221k (estimate)
4 Months Ago
KardioGenics,Inc
Santa Clara, CA | Full Time
$192k-225k (estimate)
2 Weeks Ago
PaloAlto Networks
Santa Clara, CA | Full Time
$154k-187k (estimate)
3 Weeks Ago
Hardware Applications Principal Engineer
TalentPlug LLC Santa Clara, CA
$133k-156k (estimate)
Full Time 1 Week Ago
Save

TalentPlug LLC is Hiring a Hardware Applications Principal Engineer Near Santa Clara, CA

Summary:

  • The hardware application engineering position focuses on resolving customer issues on their HW/platform, customer design enablement, bring-up, and manufacture production.
  • You should have strong working knowledge of the major computer industry standards such as PCIe Express, Ethernet, and miscellaneous interface.
  • In this role you will
  • Debug L1 ethernet issues related to Serdes and MAC/PHY (analyze Signal Strength, Serdes Eye, Review & Tune SI parameters etc.)
  • Debug other interfaces on board such as PCIE, i2C, MDIO etc
  • Perform Schematics and Layout reviews of the customer design / platform and provide feedback
  • Interact with HW designers (board and ASIC) and write Hardware Design guidelines, Application Notes and publish Technical Bulletins
  • Interface with board designers, ASIC /Serdes controller designers, program management, board vendors and component vendors to fully comprehend the board design parameters
  • Generate PCB stack up recommendations that comprehend the full capabilities of industry available board fabrication materials and technologies
  • Communicate effectively with customers considering both strategic and tactical aspects of the solution & work with internal cross-functional teams to deliver optimal solutions.

What we’re looking for:

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience Or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.
  • Must possess excellent written and verbal communication skills.
  • Must be able to present and clearly articulate solutions to customers.
  • Previous experience of working as an Application Engineer or any equivalent customer interacting role (i.e. ability to handle customers) is a must.

Key Requirements:

  • Expertise in High Speed Ethernet Serdes interfaces: NRZ, PAM-4 100G.
  • Expertise in Ethernet Physical layer (Layer 1) - Serdes, MAC, PCS including debugging L1 issues for Interop.
  • Strong background in Signal Integrity, Power Integrity, Electromagnetics, Thermal, Multi-lane cross talk analysis and RF applications related to IC Package and PCB Design are required.
  • Experience in using tools: HyperLynx, Ansoft SIWave and HFSS, ADS, Sigrity, PowerSI and PowerDC, Cadence Allegro, and Polar stack up
  • Able to performance Schematics & Layout reviews effectively
  • At Least one scripting language: Python / Perl / Unix shell

Experience in these areas are a plus:

  • Expertise in MATLAB and Python a plus.
  • Ability to handle Equipment’s: Servers (Windows / Linux), Scopes, Traffic generators (Ixia/Spirent/Xena), environmental chambers, Thermal Heads, Keysight VNA/TDR
  • Ability to program High speed / optics modules and link up with various modules: LR, SR, ZR, ZR4, AECs etc.
  • #LI-TM1

What are the 3-4 non-negotiable requirements of this position?

  • Networking Ethernet background, Expertise in High Speed Ethernet Serdes interfaces: NRZ, PAM-4 100G.
  • Expertise in Ethernet Physical layer (Layer 1) - Serdes, MAC, PCS including debugging L1 issues for Interop.
  • Strong background in Signal Integrity, Power Integrity, Electromagnetics, Thermal, Multi-lane cross talk analysis and RF applications related to IC Package and PCB Design are required.
  • Experience in using tools: HyperLynx, Ansoft SIWave and HFSS, ADS, Sigrity, PowerSI and PowerDC, Cadence Allegro, and Polar stack up Able to performance Schematics & Layout reviews effectively At least one scripting language: Python / Perl / Unix shell.

Job Summary

JOB TYPE

Full Time

SALARY

$133k-156k (estimate)

POST DATE

06/18/2024

EXPIRATION DATE

07/14/2024

WEBSITE

talent-plug.com

HEADQUARTERS

Woodbridge, NJ

SIZE

<25

Show more

TalentPlug LLC
Full Time
$80k-97k (estimate)
2 Days Ago
TalentPlug LLC
Full Time
$101k-125k (estimate)
2 Days Ago
TalentPlug LLC
Full Time
$94k-113k (estimate)
2 Days Ago