Demo
Salary Resume Critique Job Openings

ASIC/FPGA Validation, Sr Engineer

TPT - Time Partition Testing
Sunnyvale, CA Full Time
POSTED ON 3/22/2025 CLOSED ON 4/12/2025

What are the responsibilities and job description for the ASIC/FPGA Validation, Sr Engineer position at TPT - Time Partition Testing?

Next up is interviewing (in person or virtual). You’ll be invited to meet with members of the hiring team to discuss your skills and experience, and what you’re looking for in your next role.
ASIC Validation Engineer
AvicenaTech -
Sunnyvale, CA
View Job Details
FPGA Validation Engineer Intern
Altera -
San Jose, CA
View Job Details
Senior FPGA Validation Engineer
Dawar Consulting, Inc. -
San Jose, CA
View Job Details

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a ASIC/FPGA Validation, Sr Engineer?

Sign up to receive alerts about other jobs on the ASIC/FPGA Validation, Sr Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$115,275 - $131,105
Income Estimation: 
$135,136 - $164,847
Income Estimation: 
$73,784 - $86,677
Income Estimation: 
$90,372 - $103,622
Income Estimation: 
$61,825 - $80,560
Income Estimation: 
$90,032 - $105,965
Income Estimation: 
$85,996 - $102,718
Income Estimation: 
$85,996 - $102,718
Income Estimation: 
$111,859 - $131,446
Income Estimation: 
$110,457 - $133,106
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$122,763 - $145,698
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$169,825 - $204,021
Income Estimation: 
$166,631 - $195,636
Income Estimation: 
$162,237 - $199,353
Income Estimation: 
$181,083 - $218,117
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$136,611 - $163,397
Income Estimation: 
$135,163 - $163,519
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$150,859 - $181,127
This job has expired.
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at TPT - Time Partition Testing

Senior IP Applications Engineer
TPT - Time Partition Testing
Hired Organization Address Sunnyvale, CA Full Time
Next up is interviewing (in person or virtual). You’ll be invited to meet with members of the hiring team to discuss you...
Program Management (Technical) Soc IP, Principal Engineer
TPT - Time Partition Testing
Hired Organization Address Austin, TX Full Time
Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest por...
Program Management (Technical), Principal Engineer
TPT - Time Partition Testing
Hired Organization Address Sunnyvale, CA Full Time
This role could be hired into our Austin, Texas location or depending on experience level, open to hiring in other locat...
R&D Engineering, Sr Staff Engineer
TPT - Time Partition Testing
Hired Organization Address Hillsboro, OR Full Time
We Are At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Er...
View More Jobs at TPT - Time Partition Testing

Not the job you're looking for? Here are some other ASIC/FPGA Validation, Sr Engineer jobs in the Sunnyvale, CA area that may be a better fit.

FPGA/ASIC Validation, Staff Engineer

Synopsys Inc, Sunnyvale, CA

ASIC Validation Engineer

Avicena Tech, Sunnyvale, CA

View More Jobs

AI Assistant is available now!

Feel free to start your new journey!